




































































































































































































































































































































Figure 1.1.:Examples of organic compounds: The basic building block benzene (top right);
the buckminster fulerene (C60, top left), which is a common n-type semi-
conductor and absorber; the n-type semiconductor and emiter tris(8hydroxy-
quinolinato)aluminium (Alq3, left); the p-type semiconductor zinc phthalo-
cyanine (ZnPc, right), the p-dopant 2,2’(perﬂuoronaphthalene2,6diylidene)-
dimalononitrile (F6-TCNNQ, botom right) and the polymer semiconductor
PEDOT:PSS in solution (botom left). Al images by IAPP.
1.1. ELECTRONIC AND STRUCTURAL PROPERTIES OF ORGANIC
SEMICONDUCTORS
In classical solid-state physics, the electronic properties of e.g. a semiconductor are
typicaly derived through two diferent paths: Either one uses a macroscopic approach
such as the Kronig-Penney model, which derives the material’s band structure from the
periodic potential of the entire crystal latice using Bloch’s theorem, or a microscopic
approach such as the tight-binding approximation, where the band structure of the solid is
extrapolated from the wave function overlaps of two nearest neighbours in the crystal [12].
Both methods lead to a clearly deﬁned band structure of the material under investigation.
For a semiconductor, such as Si, this yields clearly deﬁned valence and conduction bands,
with the Fermi level inside the energy gap between those two bands. For the case of
organic semiconductors, the determination of the energy levels relevant for transport
































functions represent the energies of a bonding and anti-bonding state of the hydrogen
molecule and thus result in two distinct energy levels with an energy gap in-between, as
shown in ﬁgure 1.2. In a typical organic compound, the situation is naturaly much more
complex, owing to the presence of several atoms with considerably more than just one
electron. Here, more involved methods, e.g. density functional theory (DFT), have to be

















Figure 1.2.:(a) Schematic representation of the bonding and anti-bonding wave functions in
a hydrogen molecule with hydrogen atoms at positions A and B. (b) Energy level
diagram of the ionised hydrogen molecule as given by the energy eigenvalues
of the wave functions depicted in (a).
What sets organic semiconductors apart from other organic compounds is the fact
that they possess so-caledconjugatedπ-systems.This term refers to a special set of
delocalised electrons occuring in certain organic molecule conﬁgurations, such as the
benzene ring. Carbon atoms in a benzene ring are covalently bound to one another and to
one hydrogen atom per carbon atom, as shown in ﬁgure 1.3 (a). The bonds in this case are
provided by the so-caledsp2-hybridisation,i.e. by a mixing of the2sand2px,yorbitals of
the respective carbon atoms. The majority of electrons present in the benzene ring are
bound in these hybrid orbitals and thus form the covalentσ-bonds of the benzene ring
(with binding energies of 1 - 7 eV and bond lengths of 0.1 - 0.3 nm [9]). A smal number
of electrons, however, remains in the2pz-orbitals, which orientate perpendicularly to the
ring-plane. These electrons are delocalised with respect to the carbon atoms and form the
so-caledπ-bonds. It is this delocalisation of a smal number of electrons with respect to
the molecule which gives certain organic compounds their semiconducting properties.
























































of a given substrate. The packing density is often measured by the packing coefﬁcient
CK, introduced in 1973 by Kitaigorodski. It provides a relationship between the unit cel
volume per molecule and the molecular volume and generaly ranges from 0.7 to 0.9 for
smal aromatic compounds such as anthracene or perylene [20]. Some examples of typical
packing structures are shown in ﬁgure 1.4. The simplest way of stacking is a basic vertical
stack of ﬂat molecules, as depicted in ﬁgure 1.4 (a) for TCNQ. In a slightly altered version,
this stack is somewhat tilted due to the molecules being shifted with respect to each other
(compare ﬁgure 1.4 (b). The most complex of these three examples is shown in ﬁgure
1.4 (c): This is the so-caledheringbone structure, which originates from a variation of the
tilting angle for each vertical stack.
(c) (b) (a) 
Figure 1.4.:Examples of diferent packing types for organic crystals: (a) simple vertical
stacking, (b) tilted vertical stacking and (c) heringbone structure.
If one of the ilustrated packing types is predominant in the material ﬁlm and only
the overal orientation of the stack is varied slightly, one speaks of a polycrystaline
ﬁlm, where the individual crystal domains are deﬁned by regions of identical packing. In
contrast, amorphous ﬁlms are deﬁned as ﬁlms with a large variety of molecular orientations
and inter-molecular distances, which may possess a certain short-range order, but are
impossible to characterise by any kind of long-range order. This scenario is refered
to asspatial disorder. In addition, amorphous materials also exhibitenergetic disorder,
which arises from the fact that the energetic environment for each molecule in the ﬁlm is
diferent due to the diferent arangements of nearest neighbour efects. This energetic
disorder leads to broadening of the molecular HOMO and LUMO states by a normal
distribution [21].
The morphology of a layer may change due to deposition conditions, impurities or
































































(a) (b) (c) 
Figure 1.5.:Schematic representation of the three types of excitons: (a) Wannier-Mot
exciton in an inorganic latice, (b) charge transfer (CT) exciton in an organic
solid, (c) Poole-Frenkel exciton in an organic solid.
binding energy of the exciton is given by the polarisability of the surounding material
and is used as a measure of distinction between three types of excitons: Poole-Frenkel
excitons, charge transfer (CT) excitons and Wannier-Mot excitons (compare ﬁgure 1.5).
The later is typicaly encountered in inorganic materials as it is deﬁned by a binding energy
of approximately 10 - 100 meV, which results from screening of the Coulomb atraction by
a large polarisability of the surounding material. As organic materials are characterised
by low permitivities (εr∼2−6), the exciton binding energies are typicaly much larger,
resulting in the formation of CT excitons or Poole-Frenkel excitons (binding energy 0.1 -
1 eV). While a more extensive treatment of excitons is certainly possible, it shal be omited
here as excitonic transport is not important for the understanding of subsequent chapters.
1.2.2. TRAP STATES
An important point to consider when dealing with organic semiconductors is the presence
oftrap states. A trap state is a point at which the local energy is signiﬁcantly lowered with
respect to its suroundings, i.e. more thankBTbeneath the transport level. This low energy
site captures passing charge cariers, which are then localised on this site and no longer
available for transport unless they can be released thermaly (i.e. by phonon scatering).
Once trapped, a charge carier may further hinder charge transport by scatering other free
charge cariers through Coulomb interactions.
The origins of traps are manifold: A trap can be created by any kind of impurity in the
semiconductor, e.g. ionised dopant molecules (see section 1.3), contaminations in the



































































Figure 1.6.:Electron mobility as a function of temperature in perylene in an oblique crys-
talographic direction [E,a=45(1)°,E,b=66(1)°,E,c*=55(1)°; sample thick-
ness was 370(10)µm]. The broken line is a ﬁt with the Hoesterey-Letson type
shalow trapping model [31] with the parameters trap depth,Etr= 17.5 meV,
and trap concentration,Ntr/Nb=5x10-4mol/mol. Reprinted from ref. [19]
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with electric field !F
Figure 1.7.:Schematic representation of hopping transport in an energeticaly disordered
organic semiconductor subjected to an external electric ﬁeldF.































































































































































































































































So far, the basic properties of organic semiconductor materials have been discussed. The
remainder of this chapter wil now deal with the use of these materials in actual electronics
devices, more speciﬁcaly in organic transistors.
An organic transistor is a three-terminal device consisting of a gate electrode and
dielectric, an active semiconductor layer and a source and drain contact. The general
arangement of these components is adapted from inorganic thin-ﬁlm transistor (TFT)
technology, which is why OFETs are often also termed OTFTs (organic thin-ﬁlm transistors)
in the literature. The diferent possibilities of aranging the individual components in an
OFET can be divided into botom-gate and top-gate or botom-contact and top-contact



















Figure 2.1.:Cross-sectional representations of the diferent OFET geometries: (a) Bot-
tom-gate, top-contact OFET (also refered to as a botom-gate staggered
OFET); (b) Botom-gate, botom-contact OFET (also refered to as botom-gate,
coplanar OFET); (c) Top-gate, top-contact OFET (also refered to as top-g-
ate staggered OFET); (d) Top-gate, botom-contact OFET (also refered to as
top-gate, coplanar OFET).
The ﬁrst OFETs were realised experimentaly as early as the 1980s [69–71] and have
since then atracted considerable atention, both as a tool for material characterisation

































consequently blocks this curent path and switches the transistor of. A smal portion
of charge cariers, however, is always emited from the source and moves through the
bulk of the organic semiconductor. This constitutes the leakage curent, also caled the
Of-state curent, as it cannot be blocked by the gate ﬁeld and is thus present even when































Figure 2.2.:Energy level diagram at the interface between gate, dielectric and a p-type
organic semiconductor: (a) No external bias, this is the equilibrium condition
of the system. (b) A negative external bias results in hole accumulation at the
semiconductor-dielectric interface, this constitutes the On-state of a transistor.
(c) A positive external bias causes depletion of holes at the interface, this
constitutes the Of-state of a normal OFET or depletion regime of a depletion /
inversion OFET. (d) A strong positive bias results in accumulation of electrons,
i.e. minority charge cariers, this is the inversion regime. The quasi-Fermi level
is denoted asEF, the Fermi level of the semiconductor in equilibrium isE0Fandthe workfunction of the metalic gate contact isΦ.
The modulation of the output curentID(the drain curent) by the input voltageVGS,
applied between the source and gate contacts, is described by the so-caledtransconduct-
ance, gm:
gm= ∂ID∂VGS VDS=const. (2.1)
This transconductance can be extracted from the so-caledtransfer curveof a tran-
































be done later in this thesis). This value then denotes the minimumVGSrequired to obtain
’an appreciable drain curent’ [8].
Substrate 
Gate 
Source          Drain 
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CGS = CC/2 + CCh/2 CGD = CC/2 + CCh/2 
Figure 2.3.:Equivalent circuit diagram of an OFET (top) and schematic representation of a
staggered botom-gate OFET (botom) with capacitive components indicated
as in the circuit diagram.
In order for equ. 2.2 and 2.3 to corectly describe OFET operation, several criteria must
be met:
1.The resistance of the conductive channel,RChmust be signiﬁcantly larger than the
injection / ejection resistance at the source and drain contacts,RC RCh RC,
2.the charge carier mobility,µ, must be constant, i.e. independent of variations in
electric ﬁeld and / or charge carier density,
3.the distance between the source and drain contacts, i.e. the channel lengthL, must
be much smaler than the widthW of each contactW L,
4.and the vertical source-gate ﬁeld must be signiﬁcantly larger than the lateral source-drain
ﬁeld.
With these assumptions valid, equ. 2.2 and 2.3 can describe the output characteristics of
an ideal OFET, as shown in ﬁgure 2.4 for a device with a threshold voltage of 0.5 V.
Up to this point it has been assumed that the only curent ﬂowing in the OFET is the
lateral curent between source and drain. For an ideal OFET, this is certainly true, but real
OFETs also sufer from a leakage curent between the source and gate electrodes1. In
static conditions, this simply means an additional curent componentIGwhich can be
1This is particularly the case for thin gate dielectrics and dielectric materials with large pinholes.






























































































































































































































































•actual injection / ejection resistance due to the Schotky barier at the metal-semi-
conductor interface (see section 2.2)
•resistance of the bulk semiconductor underneath the contacts, which limits the
access to the conductive channel and is also refered to asaccess resistance
While the later is of course absent in coplanar devices (see ﬁgure 2.1 (b) and (c), it must
be considered for staggered geometries and may there contribute signiﬁcantly to the
overal contact resistance. An important factor to consider in this context is the thickness
of the active semiconductor. To reduce access resistance, it is generaly beneﬁcial to keep
the semiconductor layer as thin as possible [109, 110], yet lower limits to the thickness are
often imposed for polycrystaline materials due to the need to form a closed semiconductor
layer in the channel region. Furthermore, as several groups have shown, the deposition
of the metal contacts on top of an organic semiconductor can lead to metal difusion (for
low metal deposition rates), dislodging of organic molecules and even thermal damage to
the organic ﬁlm (at high deposition rates) [109, 111–113]. As Sawabeet al.have argued,
the difusion of Au into Pentacene, while generaly disturbing the energetic order of the
ﬁlm, can also be beneﬁcial, since it provides a series of gap states above the Pentacene
HOMO through which charge carier conduction may take place [111]. This, in the authors’
view, may actualy reduce the contact resistance, rather than increasing it.
        Dielectric 
        Substrate 
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Figure 2.7.:Schematic representation of the injection area underneath the source contact
of an OFET with curent ﬂow as proposed by the crowded curent model.
The general efect of the access resistance is described within the crowded curent
model (see ﬁgure 2.7)[114,115]. Here, an efective injection / ejection area of the contacts
is deﬁned, which is smal if the speciﬁc channel resistance per unit area,rChis large
compared to the speciﬁc contact resistance per unit area,rC, but takes the dimensions
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connected in paralel, so that the total parasitic capacitance is given by
CP=Cgs,n+Cgs,p+2Cgd. A measurement of the separate parasitic capac-
itance contributions results in:CP= 1.44(±0.15) nF, which should be
compared with the, in this case, negligible intrinsic channel capaci-
tance:Ci= 14.7 pF. Thus, it is evident that the oscilator frequency can
be improved by orders of magnitude by simply minimizing the parasitic
overlap between the gate and the source/drain electrodes within the os-
cilator circuit, e.g. by using electrodes patterned by photolithography.
Improvements in the dynamic performance can also be attained by
an increase inIDSat and by a lowering ofCLviaa decrease ofCi
(see Eq.(2)). The former can be efectuated by increasing the efective































































Fig. 2.Typical output characteristics of (a) a non-exposed and developed p-type transistor and (b) an exposed and developed n-type transistor, as characterized with a sweep rate
of 2 V/s. The gate vlage wa increasd in steps of 10 V, starting at 0 V and ending at−50 V (a, lower trace) and + 50 V (b, upper tace). (c) Static CMOS inverter characteristics
showing the inverter output voltage (solid line) and the supply current (dotted line) as a function of input voltage at a slow scan rate of 1 V/s. (d) Transient CMOS inverter data
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Fig. 3.(a) Circuit schematic of the 5-stage CMOS ring oscilator, and (b) the temporal evolution of the output voltage (top) and the supply current (bottom) measured atVDD= 50 V.
(c) The propagation delay time (circle, solid line) and the average power consumption (square, dashed line) as a function of supply voltage. (d) The power delay product (triangle,
solid line) and the energy delay product (diamond, dashed line) per inverter stage as a function of supply voltage.
























































































































































































drawbacks in LECs[13–16], as it leads to photon quenching
at the electrode and decreases the power-conversion efﬁ-
ciency of luminescence in the device. The lack of n-doping
is mainly due to that the reactants, which are involved in
the n-doping process, are partialy consumed in undesired
electrochemical or chemical side-reactions[15,17]result-
ing in a dominant p-doping. To achieve balanced p- and
n-doping for a centered emissive junction, n-doping needs
to be favored. We have previously developed a class of
light-emitting electrochemical transistors (LECT), with a
polymer electrolyte as the gate insulator and a poly(3,
4-ethylenedioxythiophene)-poly-(styrenesulfonate) (PED-
OT:PSS) as the gate electrode. Theﬁrst generation of those
LECTs includes a PEDOT:PSS gate that fuly covers the
channel. It was shown that both the p- and the n-doping
region can be modiﬁed by the gate electrode, and an emis-
sive p–n junction can be spatialy controled within the LEP
channel[18]. The second generation of LECT features two
gates, which controls n- and p-doping separately; it
demonstrates a more static and centered p–n junction
located between the two gates[19], thanks to a more bal-
anced doping proﬁle. Th double-gate LEC provides a
platform to study the physics of LECs whe n-doping and
p-doping are decoupled. However, if one only desires a
centered emission zone aiming to maximize the efﬁciency
in practical applications and to stabilize the emitting zone,
we found that in the double gate conﬁguration, the gate
electrode responsible for controling the p-doping can in
fact be omitted. In this letter, we consequently d mon-
strate a half-gate LECT (HG-LECT), with a gate electrode
partialy covering the LEP chanel that controls only the
n-doping process. In this device, we demonstrate that a
centered emission zone i achieved after  two-step opera-
tion protocol. We also compare the efﬁciency of devices
with and without the gat electrode.
2. Structure, materials and operation modes
The HG-LECT, as shown inFig. 1a, was fabricated on a
SiO2/Si substrate, where Au electrodes with a spacing of
500lm were thermaly evaporated through a shadow
mask. Poly[2-methoxy-5-(2-ethylhexyloxy)-1,4-phenyle-
nevinylene] (MEH-PPV, Mn = 40,000–70,000, Sigma–
Aldrich) dissolved in chloroform with a concentration of
10 mg/ml was spin-coated onto the substrate at
1000 rpm for 60 s, and then dried at 90C for 100 s, form-
ing a dry ﬁlm of 200 nm thickness. A drop of the electrolyte
solution was thenemployed onto the MEH-PPV ﬁlm,
before a free-standing sheet of PEDOT:PSS (Orgacon
EL-350, Agfa) was pressed onto the electrolyte drop with
the PEDOT:PSS electrode facing down. The electrolyte solu-
tion was made by blending poly(ethylene oxide) (PEO,
Mw = 600,000, Aldrich) and CF3SO3K (98%, Aldrich) with a
mass ratio 5.4:1 into a 3:1 v/v mixture of 1-propanol
(Sigma–Aldrich) and deionized water, folowed by stirring
on a hotplate at90C for 24 h. Finaly, the device was dried
inside a cryostat, under a vacuum of 2 105mbar at
70C, for 12 h. The bottom electrode directly beneath the
gate electrode is here termed the cathode, and the other
bottom electrode is termed the anode.
Two operation modes of the HG-LECT are introduced as
folows:n-doping modeandelectroluminescence(EL)mode.
In n-doping mode, a voltage of 4 V is applied at the gate
electrode in reference to the cathode, with the anode kept
ﬂoating; seeFig. 1b. The further oxidation of PEDOT, in the
PEDOT:PSS gat electrode, caues a cation migato with-
n the electrolyte layer, which difuses into the LEP layer
causing reduction the conjugated polymer. By applying
this process for sufﬁcient amount of time, the part of the
LEP below the gate terminal becomes n-doped, leaving
the part of the LEP without gate coverage neutral. In EL
mode (folowed by n-doping mode), a potential of 4 V is
applied btwen the anode and th cathde, with the gate
voltage of 4 V stil applied. This operation promotes
p-dopng of the previously neutral part of the LEP and also
further enhances the n-doping level of LEP material located
under the gate. Since the n-dping progresses relatively
slower than p-doping, we expect that the p–n junction
forms in close vicinity of the edge of the gate erminal, as
shown inFig. 1c. The application of the gate voltage con-
tinuously enhance the n-doping territory s that the p–n
junction is stable after it is formed.
Elctrical charactrization of the HG-LECT was per-
formed under vacuum in a cryostat using a Keithley 4200
Semiconductor Characterization System. An HG-LECT with
the gate covering 50% of the channel (as shown inFig. 2a)
was operated folowing a two-step protocol: (1) 100 s of n-
doping mode, by application of 4 V at the gate terminal and
(2) 1000 s of EL mode by application of 4 V at the gate and
Fig. 1.The structure and operation modes of HG-LECT.
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Figure 1: Publications per year for diferent architectures of Vertical Organic Transistors: Organic
Permeable-Base Transistor (OPBT), Organic Static Induction Transistor (OSIT), Organic Schotky-Barier





























3.1. ORGANIC PERMEABLE-BASE TRANSISTORS (OPBTS) AND
ORGANIC STATIC INDUCTION TRANSISTORS (OSITS)
3.1.1. OPBTS
The setup and operational principle of organic permeable-base transistors is similar to
that of the vacuum triode and was ﬁrst presented by Yang and Heeger in 1994 for a
polymer OPBT [171]. The OPBT consists of three contacts, stacked verticaly on top of
each other, with two layers of organic semiconductor in-between (see ﬁgure 3.2). The top
and botom electrode are used as the injection and extraction contact, typicaly refered
to asemiterandcolector. The electrode in the centre of the device is refered to as the
baseand is used to manipulate the curent ﬂow between emiter and colector. For this
purpose, it must be transparent for charge cariers, so that they may pass through it on
their way from the emiter to the colector. The curent injected into the device at the
emiter under forward bias of the emiter-base diode is denoted asIE. This curent is only
partialy transmited through the base in a real device, since a non-ideal base electrode
wil colect some of that curent, denoted asIEB. The transmited portionIECis drained at
the colector if the base-colector diode is operated in reverse. This also results in some
curent injected from the base into the base-colector diode, so that the total curent at
the colector isIC=IEC+IBC. The switching between the On- and Of-state of the OPBT
is done by controling the potential diferenceVBEbetween the emiter and base, as this
controls the amount of curent injected into the device, whileVECmerely supports an
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Figure 3.2.:Schematic representation of an organic permeable-base transistor with equi-
valent circuit diagram and energy level diagram.










































Figure 3.3.:Schematic representation of the hot carier transmission process through the
base electrode of an OPBT: A charge carier is emited into the base from the
higher lying transport level of the organic semiconductor. If the base is thin,
there is an increased probability of the carier not being scatered within the
base so that it stil has sufﬁcient energy to overcome the injection barier at
the other end.
of organic semiconductors between the emiter and base of a p-type OPBT, each with a
slightly deeper HOMO than the previous layer. Through this ladder-like approach, they were
able to increase the energy of the hot cariers considerably and thus reach transmission
coefﬁcients up toα= 0.99 [176]. While such transmission coefﬁcients are highly desirable,
the great advantage of OPBTs - their simple structure - is reduced signiﬁcantly if such
ladder architectures should prove necessary in order to reach these performance values.
Furthermore, the careful design of energy bariers at the base electrode may be realised
on the lab scale, but it is to be expected that the reproducibility in mass manufacturing is
considerably lower.
It has been argued that high transmission rates in OPBTs are not due to efﬁcient hot
carier transport, but due to microscopic perforations of the base electrode through which
cariers may pass directly into the base-colector diode [171, 177, 178]. Such pores or
pinholes may randomly form in sufﬁciently thin metal ﬁlms due to the interaction energies
of the metal and the underlying surface (in this case the organic semiconductor of one
of the diodes) [177]. Pinhole formation can also be provoked e.g. in aluminium base
electrodes by co-evaporation with an organic semiconductor [179] or a metal which can
easily be oxidised by thermal annealing in ambient conditions [180]. As Fischeret al.have
shown for the OPBT structure originaly proposed by Fujimotoet al.[181], the formation of
these pinholes leads to a bidirectional operation of the OPBT, which would not be possible
based on a hot carier mechanism [182].
Operation of the OPBT via pinhole formation in the base electrode provides another
3.1. Organic permeable-base transistors (OPBTs) and organic static induction transistors (OSITs) 83
revealing that the on=of ratio increases for increasing driv-
ing voltagesUECdue to lower backward curents of the BC
diode. The maximum diferential transmission increases and
reaches approximately 95% with a voltage ofUEC¼2.5 V.
This reveals that a certain on=of ratio, in our case 50, is
necessary to estimate the direct transmission from the maxi-
mum diferential transmission in an efﬁcient way.
This experiment leads to conclusions on the working
mechanism of VOTs with a non pre-structured base contact.
In both base sweep measurements, a similar behavior can be
observed, and high transmission values are demonstrated.
Hence the transmission has to be bidirectional, excluding an
assignment to hot carier transport in the metal base. To
explain this result, we propose a VOT with a grid-like
base electrode where smal pinholes in the base contact
are formed during evaporation of thin metal layers onto
Me-PTCDI.
B. Morphology of the base electrode
To study the structure of the base metal on the organic
layer and to prove whether pinholes exist in the ﬁlm, 20 nm
Al grown onto 100 nm of Me-PTCDI on top of 50 nm Al are
studied by scanning electron microscopy (SEM) (Fig.7(a)).
The sample is produced in vacuum and exposed to air prior
to the SEM measurement. The top Al layer shown in the
picture represents the base contact. The growth of the thin
metal layer is not uniform and has a granular structure with
grain sizes in the range from 50 nm to 100 nm. For compari-
son, the underlying ﬁlm of Me-PTCDI is shown in Fig.7(b).
The growth of aluminum is strongly inﬂuenced by the
morphology of the molecular layer underneath. The typical
feature size is completely transfered from Me-PTCDI to the
Al layer. Because Me-PTCDI tends to form quasi-one-
dimensional crystal structures27the growth of this ﬁlm leads
to a rough surface.
The mean square roughness of this Me-PTCDI ﬁlm
determined by atomic force microscopy (AFM) technique is
6.3 nm. With the additional Al layer of 20 nm, the surface
roughness does not change (6.1 nm). Between the Al grains,
deep grooves can be seen. It seems that a thin metal layer
evaporated on rough organic thin ﬁlms is not able to grow in
a uniform layer, especialy if the metal does not wet the
FIG. 5. (Color online) (a) Base sweep for botom electrode as the emiter:
common-emiter connection withUEC¼5 V (const.) (b) coresponding
transmission values, calculated from (a), direct transmission is limited to a
range where a corection of the BC-diode is not necessary.
FIG. 6. Botom electrode as the emiter: maximum diferential transmission
and on=of ratio extracted for base sweeps at diferent constant voltagesUEC.
FIG. 7. (a) SEM-picture of 20 nm Al deposited on Me-PTCDI (100 nm)
grown on a botom electrode consisting of 50 nm Al. (b) picture of 100 nm
Me-PTCDI evaporated onto 50 nm Al metal contact. Due to low conductiv-
ity of the molecular layer after air exposure, the sample tends to charge up
slightly. Nevertheless, the structural size of features is similar to (a).
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the top and botom contacts contributes to the active area
and ensures the possibility to detect sufﬁciently high trans-
mission values in both operating directions. The measure-
ments are performed in the dark using a semiconductor
parameter analyzer Keithley 4200-SCS. The applied poten-
tials are denoted byUiand the voltage between the electrode
asUij¼Uj Ui,using i,j¼E, B, C coresponding to emiter,
base and colector, respectively.
II. RESULTS
A. Base sweep measurements
To prove the functionality of the device, the base sweep
of the device is shown in Fig.3. The base sweep is similar to
a gate sweep of an OFET. In a common-emiter setup, the
colector potential is kept constant and the base potential is
varied in a dual sweep mode.
1. Top electrode as the emiter
In Fig.3(a),thetopelectrodeisusedastheemiter;thisis
in accordance to Fujimotoet al., who demonstrated the device
function for this operating direction.4The emiter-colector
voltage is set toUEC¼2V.Furthermore,theI-Vcharacteristic
of the top diode (here: BE diode) with disconnected botom
electrode, and the botom diode (here: BC diode) with discon-
nected top electrode are shown. The results are ploted in refer-
ence to the potential of the emiter (UE¼0V)orthecolector
potential (UC¼2V).Therefore,theBEdiodeisusedinfor-
ward direction and the BC diode in backward direction.
If transmission of charge cariers through the metalic
base electrode does not occur, the resulting characteristic
would merely be a series connection of two diodes. Indeed,
forUB< 0.5 V, the colector current density matches the
BC diode curent density. However, with increasing base
potential, the colector curent density is increasing, although
the potential diference between base and colector drops.
This behavior implies a negative diferential resistance
ðdUBC=dIC<0Þgiving a clear sign for a direct transmission
of charge cariers from emiter to colector.
In the range 0.5 V<UB<1.5 V, the colector curent
matches the emiter curent, showing that the colector cur-
rent is provided by the curent injected at the emiter and
transmited through the base contact. In this regime, the base
curent remains at least one order of magnitude below emit-
ter and colector curents. At higher base potentialsUB>2
V, the colector curent drops due to decreasing transmission,
and the emiter curent density folows the behavior of the
BE diode. At lower voltagesUB<2 V, the curent density of
the emiter is always higher than the comparable BE diode.
Most interestingly, the emiter curent density does not drop
to zero atUBE¼0 V. This behavior can be explained by a
grid-like base electrode, where the electrical ﬁeld of the col-
lector contact is not fuly screened by the base enhancing the
injection at the emiter contact through the openings of the
base contact. As a consequence, a negative voltage of around
UBE¼ 1 V is necessary to fuly suppress injection at the
emiter.
To estimate the transmission of this device, several
types of analysis can be discussed. Especialy, the inﬂuence
of the curent in backward directionIBCof the BC diode
must be accounted for. In its simplest form, the curent




whereIijcoresponds to the curents, ﬂowing from electrode
i to j using i,j as emiter (E), base (B), and colector (C).
Thus, Eq.(1)remains only valid ifIBC ICandIBC IB.
Only for this case, a direct transmission can be calculated by
Eq.(2), as it is typicaly done for a bipolar transistor. Simi-




with the curentITtransmited through the base can be writen
asa¼IC=IEifIBC IC.Weusethisassumptionandneglect
the corection of the transmission curent byIBCbecause it wil
lead to large numerical erors wheneverIBCis similar toIC.
This transmission is shown in Fig.3(b). AboveUB¼1.4
V, the eror of the used assumption is less than 1% and a
FIG. 3. (Color online) (a) Base sweep using the top electrode as the emiter:
common-emiter connection withUEC¼2 V (const.) (b) coresponding
transmission values. Direct transmission is limited to the range, where no
corection of the BC-diode is necessary. Despite the high sweep rate, no hys-
teresis is observed in the forward and backward sweep.
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Figure 3.5.: Schematic of the paterning process of an OSIT using polystyrene spheres.
While the pinholes in normal OPBTs are generaly smal (see ﬁgure 3.4), the openings
in the base of OSITs are typicaly 100 - 200 nm in diameter [185] or even larger [190],
depending on the structuring technique used in individual cases. This can lead to a
somewhat diferent device behaviour: If the pinholes in OPBTs are smal, the base
electrode may stil shield the colector ﬁeld, so that the curent injected from the emiter is
independent of the potential diference between emiter and colector (as is the case for
hot carier OPBTs). The larger opening in OSIT base electrodes provide no such shielding.
Furthermore, the openings are expected to be large enough so that they do not represent
a botleneck for charge transport. OSIT devices are therefore largely expected to operate
on the principle of space-charge limited curents [185, 189].
Stil, treatment of the base electrode and particularly insulation of the base electrode’s
surface is a key feature to realise high On/Of ratios [188, 192]. Trap formation near the
base electrode or the insulators surounding it may be prevented by treatment with a
suitable SAM. This reduces bias stress efects, as shown e.g. by Linet al.[186].
3.2. ORGANIC SCHOTTKY BARRIER TRANSISTORS (OSBTS)
Organic Schotky barier transistors are perhaps the simplest of the vertical organic tran-
sistor architectures. In a broad sense, they may be described as simple organic Schotky
diodes which are controled by a gate contact underneath. One might thus refer to them
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also asswitchable organic diodes. In order for the gate electrode to have any efect on
the OSBT, the source electrode must be permeable for DC ﬁelds, which is again achieved
by using perforated electrodes. The Schotky barier then limits the Of-state curent
of the OSBT, while the gate ﬁeld lowers this barier in the On-state and thus increases
charge carier injection into the diode. This concept was ﬁrst introduced by Ma and Yang
in 2004 [193] and has since then been adopted by many groups due to the simplicity and
versatility of the structure. Using this concept, memory devices [194] and light-emiting
transistors [195, 196] have been realised.
3.2.1. SOURCE PERFORATION
The ﬁrst reported OSBT relied on a source electrode similar to the base electrode in
OPBTs: By depositing only a thin metal bi-layer of Cu and Al onto a supercapacitor cel,
Ma and Yang ensured a surface roughness of this electrode sufﬁcient to form pinholes,
which were then ﬁled by the organic semiconductor C60[193]. They later replaced this
metal bi-layer by a single Al layer of≤20 nm thickness [195, 197, 198] and demonstrated
via UPS measurements that the gate electrode could indeed modulate the injection barier
between the Al source electrode and the semiconductor above [199]. The screening efect
of the source, stil present due to the smal perforation size, was compensated by the high
gate capacitance of the supercapacitor [193]. Particularly their ﬁrst work demonstrated
excelent performance, with an On/Of ratio > 106at a curent density in the On-state of
4 A/cm2and an applied gate bias of only 5 V.
Unique architecture and concept for high-performance organic transistors
Liping Ma and Yang Yanga)
Department of Materials Science and Engineering, University of California, Los Angeles, California 90095
(Received 9 July 2004; accepted 30 September 2004)
We report an organic transistor with a verticaly stack structure, which consists of a layer-by-layer
active cel(drain/organics/source)on top of a capacitor cel(source/dielectrics/gate); the middle
source electrode is shared by the capacitor cel and active cel. Three unique characteristics of this
transistor,(a)its very thin and rough middle source electrode;(b)its capacitor cel with high
charge-storage capability, alow the active cel to be inﬂuenced when the gate is biased; and(c)the
large cross-section area and smal distanc betweenth souce andthe drainalow curent ﬂowing
between the source and drain electrodes. Devices have been fabricated by thermal evaporation with
the source-drain curent wel modulated by the gate potential. We have achieved organic transistors
with low working voltage(less than 5 V)and high curent output(up to 10 mA or 4 A / cm2)and
an ON/OFF ratio of 4 106. A model is proposed for the device operation mechanism. The
demonstrated device with its enhanced operatingcharacteristics may open diectionsfor oranic
transistors and their applications. ©2004 American Institute of Physics.[DOI: 10.1063/1.1821629]
Organic ﬁeld efect transistors(OFETs)and thin ﬁlm
transistors have atracted considerable atention sincetheir
discovery1,2due to their ﬂexibility, low cost, and amenability
to fabrication over large surface areas. They have been ex-
tensively investigated.3,4 However, the performance of
OFETs is stil poor compared to their inorganic counterparts,
showing low curent output(on the order of A)and high
working voltages(up to 100 V)in general.4,5Some ap-
proaches to enhance the OFETs’ performance, such as de-
creasing the channel length and increasing the dielectric con-
stant of the gate dielectrics, have been reported.6–11
However, the performance is stil quite limited. In hisleter,
we demonstrate an organic ﬁeld efect transistor that utilizes
a verticaly stacked structure with promising performance.
Figure 1(a)shows a schematic diagram of the device
structure. It consists of an active cel on top of a capacitor
cel. The middle electrode is deﬁned as the common-source
electrode, which is very thin and rough(the roughness is
comparable to its thickness). The top electrode and the bot-
tom electrode are deﬁned as the drain and gate electrode,
respectively. The operating principal of our device, which
wil be discussed later, requires two important conditions to
be satisﬁed simultaneously,(a)a thin and rough source elec-
trode, and(b)a high capacitance for the botom capacitor
cel. Figure 1(b)shows an atomic force microscope(AFM)
image of the surface of the source electrode for our device,
indicating its granular structure and high roughness. Figure
1(c)shows the high capacitance of the botom capacitor cel,
and the inset of Fig. 1(c)shows the humidity dependence of
the capacitance of the capacitor cel for our devices, suggest-
ing solid-state electrochemical supercapacitor formation.
This device structure provides, intrinsicaly, a very short
“channel length” between the source and drain electrode and
an extremely large cross-sectional area, alowing the possi-
bility for low working voltages and high curent outputs. We
deﬁne this device as a gate-source-drain vertical organic ﬁeld
efect transistor(VOFET).
Vacuum thermal evaporation methods were used for de-
vice fabricaton. Materias wrepurchased from Aldric and
they were used as received. CopperCu was ﬁrst deposited
on a precleaned glass substrate as the botom gate electrode.
The lithium ﬂuoride LiF layer, 240 nm thick, folowed as
the gate dielectric layer. Cu20 nm/ Al10 nmwas depos-
ited next as the sourc electrod.C60was depoitd on tp ofthe source electrode as the active organic layer. Finaly, the
top electrode was deposited to complete fabrication of the
device. The device area 0.25 mm2 was deﬁned by the
crossover between the drain and source electrodes.
Drain-surce curent–voltage Isd–Vd characteristics tvarious gate potentials for a VOFET with C60as the organiclayer and Cu/ Al as the source electrode are shown in Fig.
2(a). For this device the curent output is near 10 mA(or
4 A / cm2)at working voltage less than 5 V. It should be
mentioned that thelekage curent rom gatetosource is in
a)Author to whom corespondence should be addressed; electronic mail:
yangy@ucla.edu
FIG. 1.(Color)(a)The schematic diagram of the proposed device structure.
(b)atomic force microscope image of the surface of the source electrode.(c)
The frequency dependence of the capacitance for the capacitor cel with
ambient relative humidity of 44%. The inset is the ambient relative humidity
dependence of the capacitance for the capacitor cel at 25 Hz without dc
bias.
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Unravelingthe PhysicsfVericalOrganic Feld Eﬀc Transistrs
through Naoscale Enginering of a Self-Assembled Transparent
Elcrode
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Sara and Moshe Zisapel Nano-Electronic Center, Department of Electrical Engineering, Technion - Israel Institute of Technology,
Haifa 3200, Israel
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ABSTRACT:While oganic transistors’prformances are
continualypushed to achievlwer power cnsumption,
higher working frequencies, and higher curnt densitis, a new
type of organic transistors charactrzed by a vertical
archictur oﬀers a radicaly diﬀerent design apprach to
outperform its traditional counterparts. Naturaly, the distinct
vertical architecture gives way to diﬀerent governing physical
ground rules and structural key features such as the need for an
embedded transparent electrode. In this paper, we make use of
a zero-frequency electricﬁeld-transparent paterned electrode produced through block-copolymer self-assembly based
lithographyto contrl th performanesf the vertical organicﬁeld eﬀect tranistor (VOFET)and to studyits govening
phyical mechanisms. Unlike other VOFET structures, this design, involvingwel-deﬁnd electrodarchitctur,i fulytractable,
alowing for detailed modeling, analysis, and optimization. We provide for theﬁrst time a complete account of the physics
underpinning the VOFET operation, considering two complementary mechanisms: the virtual contact formation (Schotky
barier lowering) and the induced potential barier (solid-state triode-like shielding). We demonstrate how each mechanism,
separately, accounts for the link between controlable nanoscale structural modiﬁcations in the paterned electrode and the
VOFET performances. For example, the ON/OFF curent ratio increases by up to 2 orders of magnitude when the perforations
aspect ratio (height/width) decreases from∼0.2 to∼0.1. The paterned electrode is demonstrated to be not only penetrable to
zero-frequency electricﬁelds but also transparent in the visible spectrum, featuring uniformity, spike-free structure, material
diversity, amenability withﬂexible surfaces, low sheet resistance (20−2000Ωsq−1) and high transparency (60−90%). The
excelent layer transparency of the paterned electrode and the VOFET’s exceptional electrical performances make them both
promising elements for future transparent and/or eﬃcient organic electronics.
KEYWORDS:Organic electronics, vertical FETs, transparent electrodes, self-asembly, polymers
The recent entry of organic electronics into publicawareness, accompanied with numerous commercial
announcements onﬂat-panel displays andﬂexible displays, is
encouraged by the signiﬁcant progress in robust design and
engineering of organic electronic elements. Perhaps the most
important organic electronic element is the organicﬁeld eﬀect
transistor (OFET), the fundamental building block of logic
circuits1and active matrix2displays. Characterized byﬂexibility,
thin lightweight structure, low-cost, and large area fabrication
amenability, the OFET draws signiﬁcant interest from both the
scientiﬁc and industrial communities. This interest is reﬂected
in the rapid improvement of OFETs performance witnessed in
recent years, accomplished through use of beter materials,
interfaces, and structure designs. Nonetheless, high perform-
ance in terms of low-power, low-voltage, and high-frequency
operation also requires the implementation of short-channel
length devices, which in turn cals for expensive lithography
typicaly not tailored to large area electronics. A promising
OFET type suggested in recent years is the vertical OFET
(VOFET).3−6Its nontraditional architecture enables simple
implementation of low-power, high-operating frequency, and
high-driving current devices whose channel length is
determined simply by the active layer thickness, a parameter
easily scaled down in fabrication, doing away with complex
lithography processes. Another fundamental advantage of the
VOFET architecture is its straightforward functionalization to
light-emiting purposes.7Beneﬁting from an architecture similar
to that of the standard organic light emiting diodes (OLEDs),
a vertical organic light-emiting transistor features drastic
advantages forﬂat panel display technology by reducing the
number of elements required to be implemented on each pixel
and freeing the large area fraction of the pixel otherwise
occupied by the active matrix driving transistor, rendering
active almost the entire pixel area.8
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200 nm thick thermal oxide, possessing a capacitance of
only 17 nF/cm2. Nevertheless, the devices gave output
currents of 3 mA/cm2at a drain voltage (VD) of only 5 V.
Because of the low capacitance of the thick dielectric layer,
however, the devices required a gate voltage (VG) of(50 V
for an on/of ratio of only 102.17Here we correct these
deﬁciencies demonstrating a CN-VFET employing a high
carrier mobility organic channel layer fabricated on a thin
dielectric with a capacitance of 354 nF/cm2. These modiﬁca-
tions yield devices that meet or exceed state-of-the-art
performance.
Yamamoto and Takimiya recently reported their syn-
thesis and application of an air-stable smal molecule with
a high hole mobility: dinaphtho-[2,3-b:2′,3′-f]thieno[3,2-b]-
thiophene (DNTT). In conventional TFT devices on Si/SiO2
substrates with an octadecyltrichlorosilane (OTS) self-as-
sembled monolayer (SAM), mobilities of 2.9 cm2/(V s) were
reported.18The highest occupied molecular orbital (HOMO)
level of DNTT is at-5.4 eV. Compared to pentacene (HOMO
level-5.0 eV), the deeper HOMO of DNTT renders it air
stable. Shown in Figure 1 is the molecular structure of DNTT.
The air stability of DNTT vs pentacene in TFT devices has
been investigated by Klauk and co-workers. DNTT TFT
devices retained 50% of their initial performance after 8
months in air whereas pentacene devices degraded by more
than an order of magnitude after only 3 months.11This
material combined with the 800 nF/cm2capacitance of a
sub-6-nm bilayer dielectric of aluminum oxide and a SAM
yielded the record performance mentioned above.11
The current in conventional lateral channel TFTs scales
linearly with the length of the electrodes (the channel width).
While the current in VFETs scales with the channel area, i.e.,
the area of the organic semiconductor sandwiched between
the planar electrodes. To provide a ﬁgure of merit (FOM) that
alows a direct comparison of the two types of devices, we
convert the linear current density of a TFT into an efective
areal current density (JEf). This is rationaly done by assum-
ing an interdigitated source-drain electrode patern wherein
the width of each source and drain ﬁnger is taken to be equal
to the channel length of the TFT, thus preserving the resolu-
tion of the minimum feature size used for the channel. This
interdigitated ﬁnger arrangement optimizes the areal usage
for the lateral channel devices because every ﬁnger provides
an electrode for the channel on each of its two sides (details
for determination ofJEf for the lateral channel TFTs are
provided in the Supporting Information). The area occupied
by the transistors is especialy important in AMOLEDs where
the drive transistor occupies pixel real estate and therefore
reduces the organic light emiting diode (OLED) pixel aper-
ture ratio (the fractional pixel area occupied by the OLED).
Given that maximum on-current for minimum device area
is desired, such on-current/device area provides an impor-
tant FOM beyond the comparison with VFETs. With this
FOM, the 17µA/mm output current of the 30µm channel
length TFTs by Klauk and co-workers translates to aJEfof
28 mA/cm2,11surpassing the 17 mA/cm2of the VFET by
Yang and co-workers.13
Our device schematic is shown in Figure 1. The gate
electrode was 60 nm of aluminum thermaly evaporated
onto glass substrates. An aluminum oxide dielectric layer
was formed on the aluminum gate by O2plasma oxidation
in a barrel asher, similar to that described in ref 19 but using
longer times in the oxygen plasma to maximize the oxide
thickness and thereby minimize leakage current. A thin
hydrophobizing layer of a low-k dielectric: benzocyclobutene
(BCB) was diluted in trimethylbenzene and spin coated to a
thickness of∼5 nm.20The BCB layer was subsequently hard
baked at 250 °C for1honahotplate in an Ar glovebox
where it cross-links and becomes impervious to solvents.
Contact to the CNT source layer was made by predeposited
Cr/Au (8/40 nm thick, respectively) source contacts. The
dilute nanotube source layer was fabricated as described
previously.21Folowing nanotube layer deposition, the sub-
strates were loaded into a dual Ar glovebox that contains
separate organics and metals vacuum thermal evaporation
systems permiting deposition of organic channel layers and
metal contacts without exposure to ambient air. The sub-
strates were baked on a hot plate in the glovebox at 225 °C
for 1 h, prior to deposition of DNTT (details on the efect of
the bake are in the Supporting Information). DNTT was used
as received from Nippon Kayaku Co., Ltd. It was thermaly
evaporated from an efusion cel at∼210 °C at a growth rate
of∼2.1 Å/s in a pressure of∼5.0×10-7Torr to a thickness
of 480 nm. Substrates were subsequently transferred to the
FIGURE 1. Schematic of the CN-VFET. The nanotube source electrode
is depicted in the drawing by an AFM image with a scan size of∼1
µm×1µm. Also shown is the wiring diagram for the device. When
the drain voltage is negative, holes are injected from the nanotube
source electrode (held at ground) into the semiconductor layer and
travel in the vertical direction (arrows) to be carried out by the drain.
Shown on the top is the molecular structure of DNTT.




Figu 3.6.:Schemat rsntionsofth difrent urceeletrode arhtcturs used
inOSBTs: (a)Theporous souc of Ma ad Yng,(b) th patrnd souceof
Ben-Sa o etal.ad (c) th carbon nanoue(CNT) etodinrodu dby
MCrthyetal.Repri d from ef. [193, 200, 201] with the permission of AIP
Publishing and the American Chemical Society.








































































30%. For a device in total area of 10 mm2,thechannelwidth
value is between 100 to 200 m according to Eqs.(8a)and(8b),
respectively. For the sake of comparison, lateral devices fabri-
cated with lithographic resolution of 1lmoccupyingthesame
surface area have approximately 3 mm channel width, ﬁve
orders of magnitude smaler. Thelargechannelwidthatthe
vertical device indicates that these interfaces would not consti-
tute a botleneck for the curent-voltage behavior in the active
state.
E. On and Of states
General device behavior can be deduced using the fol-
lowing three observations: First, the On curent originates
only from the perforations area. Second, the Of curent orig-
inates solely from the rest of the SE (i.e., top surface). Third,
the channel width is large and hence does not constitute a
botleneck for the curent voltage behavior in active state.
Folowing the above observations we consider two limiting
cases for the curent regimes. In the ﬁrst limiting case, when
the device is at Of state, charges are extracted to the active
layer only due to applied drain-source voltage. In this conﬁg-
uration the similarity to a diode structure is obvious and we
expect Contact Limited (CL) behavior which is described by
Eq.(9),
JOf ¼qlnN0E?exp qubkT 1 FFð Þ; (9)
E?is the perpendicular electric ﬁeld applied to the SE top
facet,LOf is the Of Channel length (the distance between
the SE top facet and the drain electrode), and the (1-FF) fac-
tor accounts for the Of current originating from only part of
the device area (SE top surface). The second limiting case
occurs when the device is at the On state and charges are
extracted from the source electrode by the gate and accumu-
late at the perforations. The large accumulation of charges at
the dielectric interface in the source perforations creates the
virtual contact and if the density is sufﬁciently high it wil
act as an “inﬁnite” charge reservoir as would be the case for
an ohmic contact. In that case, space charge limited curent
(SCLC) regime is expected where the device behaves
according to Eq.(10)20,21,29and the (FF) factor accounts for




These two limiting cases are best observed when measuring
the device output characteristics, sweeping the drain poten-
tial while the gate is either closed (Of state¼gate source
bias is negative with respect to the drain source bias) or fuly
open (|VGS| |VDS|). To ilustrate the strength of these
observations we show below a parameter extraction proce-
dure applied to a measured PE-VFET device. We note that
the Gate potential values at the experimental part (VG¼40
V) are higher than those in the theoretical part (VG 10 V)
primarily due to geometrical diferences. In this context, the
most relevant feature is the dielectric thickness which is
equal to 100 nm in the experimental part and 50 nm in the
theoretical part (see Fig.14).
Output curves of measured devices at On and Of states
are shown in Fig.6(a)and Fig.6(b)(circles), respectively.
Curve ﬁting at On state (SCL regime) based on Eq.(10)is
shown in Fig.6(a)(solid line). The curve ﬁting for contact
limited regime (Of state) based on Eq.(9)is shown in Fig.
6(b)(solid line). For this ﬁt, shown in Eq.(12), we use the











LOf 1 FFð Þ: (12)
We useE?¼[VDS/LOf] assuming that in the regions outside
the perfation area, between the source and the drain, the
electric ﬁeld is constant due to low charge concentration at
CL regime.
Fiting coefﬁcients values extracted from the device char-
acteristics shown in Fig.6are detailed in TableI,wheretheﬁrst
two coefﬁcients are ascribed to the Of state measurement and
the third coefﬁcient is ascribed to the On state measurement.
Device parameters (detailed in TableI) are then deter-
mined as folows. Efective channel length is determined ﬁrst
through coefﬁcient #2, mobility is determined through coef-
ﬁcient #3 and potential barier is determined through coefﬁ-
cient #1 (we assume the mobility at CL and SCL regimes is
unchanged andL LOf).
FIG. 6. (Color online) Output characteristics for experimental measure-
ments (circles) and simulation results (triangles). Fiting curves indicated
with solid lines. (a) Device at On state,VG¼40 V. (b) Device at Of state,
VG¼ 5V. Dashed line is the calculated curve based on Eq.(9)for a device
with no potential barier lowering due to image potential.
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the chargesout oftheSE and into the perforation ara(i..,
gap) such thata vrtul cotac iscreated. To undertand the
device operation in more detai, one has ﬁrst to folow the
potntial nes insuch adevice ndtheirdependence on the
sructural parameters. Weﬁs consider thedevice without
any injected chargespresent.In a on-patern source con-
ﬁguration, the potential shape would have been very simple,
comprising two ﬂat surfaces, one between the gate and the
source, and the other between the source and the drain
(dashed line in Fig.2). When the source electrode is com-
pletely removed only one ﬂat surface exists between the gate
and the drain (doted line in Fig.2). The perforated electrode
shape is a mix of both cases, resulting in a complex potential
suface. The solid line in Fig.2shows the potential spatialy
locted at the perforation center and along the vertical axis.
Th diference between the doted and solid lines indicates
he existene of lateral electric ﬁelds concentrated at the area
of the perforations. The arow in Fig.2indicates the point at
whch the electric ﬁeld, at the center of the gap, changes sign
and sarts to pul electrons toward the drain electrode. We
term this point as “inversion point” and as we wil show, its
position is afected by the source electrode thickness and it
inﬂuences device performance. We elaborate on the inver-
sion point in Sec.IV B.
The shape of the potential surface with the same biasing
conditions as in Fig.2solved by the numerical simulation is
presented in Fig.3(a). Figure3(a)shows that for the vertical
conﬁguration the gate efect is restricted to the close proxim-
ity of the source perforations and speciﬁcaly it does not afect
the drain electrode injection properties. Therefore, injection
through the drain would contribute only to the device leakage
curent and hence, its injection properties have to be mini-
mized through judicious choice of the electrode material. The
above leads to the conclusion that an optimized vertical device
is of single carier type, as considered in the numerical model.
The electric ﬁelds quiver plot shown in Fig.3(b)demon-
strates the electric ﬁeld magnitude and direction in the region
close to the perforation edge. We distinguish between the
side and upper interfaces of the SE with the active layer and
refr to them as the source lateral facets and the source top
facet, respectively. Modifying the gate potential, non-homo-
geneously varies the electric ﬁeld applied to the SE surfaces.
Examining the electric ﬁeld values close to the interface we
ﬁnd that the maximum increase in the electric ﬁeld is at the
botom of the lateral facets and it lessens as one moves away
from the dielectric surface. Furthermore, the electric ﬁeld
over the source top facet is negligibly afected by the gate,
indicating that the gate’s main role is in varying the injection
properties of the source lateral facets. More insight is gained
through analytical Laplace model developed based on the
numerical simulation results (see the Appendix). As is shown
in the Appendix, most of the charge injection (extraction
from the SE) at the On state takes place at the botom of the
perforations’ lateral facets in close proximity to the dielectric
surface.
B. Charge carrier concentration
Charge carier concentrations are presented in Fig.4.
Simulation results are obtained for a device with the same
structural parameters as in Fig.4and for biasing conditions
oVG¼5 V,VD¼2 V, andVS¼0 V. Figure4omits the gate
lectrode and gate dielectric layers as they do not participate
in charge carier conduction. The charge extracted from the
FIG. 2. (Color online) Schematic descriion of th poential distributon in
adevice eptyof charges withVG¼2 V,VS¼0 V,VD¼5V. Doted lin
represents a structure withtheSE removed.Solid line represents astruture
with a gap size of 60 nm and SE thcknss of 5 nm(verticl ar wdenotes
the point at wichth electric ﬁlds stat toplelectronstward the drain).
Dashed line represents the potential outside the perforated region.
FIG. 3. (Color online) (a) Potential surface shape in an active device with
sructural parameters ofD¼60 nm,FF¼37.5%,hd¼50 nm,hs¼6 nm,
ub0¼0.6 eV, andL¼100 nm, and biasing conditions:VG¼2 V,VS¼0 V,
VD¼5 V. The vertical white arow denotes the point at which the electric
ﬁeld, at the center of the gap, starts to pul electrons toward the drain. (b)
Electric ﬁeld quiver plot focused on the area of the gap edge.
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c) 
lateralprfoation facets by the lateal electrc ﬁlds accu-
mulaes within the perforation at the delectric interface,
forming thvirual ontac whichs the orign of th vertical
channel. Figure4 howsthat indeed the vertical channel is
locatd abo thesurce perforation.Th experieced reader
may note that the shape ofth charg ensityresembles that
foud in spac harg imited diode.We wil rvisit this ob-
servionlater n thetext.
1.T invrson point
The details of the shape of the vertical channel do not
depend only on the ﬁelds within the perforation but also on
the vertical electric ﬁelds in the active layer and particularly
above the perforation area. Unlike the lateral electric ﬁelds,
the vertical ones projected by the gate and drain electrodes
re opposite in direction. This efect led to the convex
shaped potential line along the device vertical axis (Fig.2,
solid line), indicating that the vertical electric ﬁelds direction
witches along this line. The spatial location of this turning
point which we refer to as the inversion point is a function of
the device structural parameters and the biasing conditions.
Detrminngthe inves  pointspatial location and its
potentialcannotbdone analyticly wthLaplacinterpre-
taionas the highcharge accumulation giﬁatly alters
the shape of thepotetial at the vertical channel are. The
vetical electricﬁds between theinsulatrsurfce, the ori-
gin of the accumulation, and t inversion point are indirc-
tion opposite to that applied by the drain. Therefore, the
charge concentration at the inversion point is actualy driving
the rest (upper part) of the vertical channel. The spatial dis-
tance and the related potential diference between the dielec-
tric layer and the inversion point determine the charge
density at that point with the potential diference acting as an
efective barier. Namely, the properties of the inversion
point (location/potential) afect the resulting current density
where a shorter distance would imply higher current.
C. Current flow
As the inﬂuence of the gate over the source electrode top
facet is negligible the varying charge injection atributed to the
On curent would occur solely at the gap from the source lateral
facets. As the charge that accumulates in the gap can ﬂow only
in the vertical direction one wouldexpectaverticalchannelto
extend from the gap to the drain electrode (see Fig.4). In this
scenario one can separate the device into two diferent func-
tional regions. The region between the dielectric (in the gap)
and the drain can be refered to as the On region (the channel)
while the region above the SE top facet can be refered to as
the Of (or “leakage”) region.
The device curent density quiver plot, at active state (after
channel formation), is shown in Fig.5.Thearowsdenotingthe
curent are overlaid on top of the charge concentration contour
(shown in Fig.4)forbeterorientation.Directionofelectrons
ﬂow is indicated with arows, thelength of which is logarithmi-
caly scaled with the curent density (note that the vertical and
horizontal axes are not to scale). Thecariers’pathisinitialyin
horizontal direction from the gap edges to the gap center. Its
density is at its maximum in closeproximity to the dielectric
interface and reduces fast as the distance from the dielectric
layer increases. The curent thenturnstotheverticaldirection,
driven initialy by difusion forces and kept at the center of the
perforation due to the lateral electric ﬁelds exerted by the perfo-
ration facets. As Fig.5shows, the curent initialy ﬂows
through a very short “tunnel” the length of which is determined
by the SE thickness. The efect of this “tunnel” wil be dis-
cussed later in the text.
D. Channel width (W)
It is common to associate the channel width with the
length of the injecting contacts. In the PE-VFET architec-
ture, the channel width would thus be measured by summing
the length of al the SE lateral facets. This value could be
assessed analyticaly assuming the perforation (gap) takes ei-





Using the previously mentioned BCP fabrication method the
perforation diameter is roughly 60 nm and theFFis around
FIG.4(Colo online) Charge concenrationdistribuion, logarithmi sale,
fora dvice withsructural pameters ofD¼60nm,FF¼37.5%,hd¼50
nm,hs¼6 nm,ub0¼0.6 eV.andL¼100 nm,and biasing conditions:
VG¼5 V,VS¼0 V,VD¼2 V.
FIG. 5. (Color online) Curent density quiver plot overlaid on top of the
charge concentration contour for a device with structural parameters similar
to those in Fig.4and biasing conditions:VG¼3 V,VS¼0 V,VD¼2 V.
Arow size is logarithmicaly scaled with the curent density.
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thickness of 600 nm on a ﬂat surface was determined by
proﬁlometry. Access to the drain and source electrodes was
created mechanicaly. Gate electrode stripes of PEDOT:PSS
dispersion were cast on top of the gate dielectric above pho-
tolithographicaly deﬁned channelsa schematic of the pro-
cess is shown in Fig. 2.
Figure 3 shows the electrical characteristics of a vertical
channel al-organic pentacene TFT with channel length and
width of 2.4 m and 1 mm, respectively. Using the dielectric
constant ( 3) of polyvinyl alcohollayer,13we obtained a
charge carier mobility of about 0.01 cm2/V s in the satura-
tion regime and threshold voltage of 9.6 V. As can be seen in
Fig. 2, the transistor performance in our nonoptimized
samples has yet to be improved. Our further work wil focus
on this issue. However, our results are promising and clearly
demonstrate the viability of our technological approach to
prepare vertical channel al-organic TFTs. With the fabrica-
tion technology described here, it is possibleafter optimiza-
tionto achieve vertical channel lengths in the micrometer
range without high-resolution paterning techniques.
In summary, functional vertical channel al-organic tran-
sistors have been realized using a simple and potentialy in-
expensive technology. We have demonstrated as wel an ex-
perimental process for obtaining vertical channels by
solution processing. Atention is now focused on further im-
provement of quality and performance of the devices by re-
ducing the channel length and by optimization of electrode
and active layers deposition.
The authors gratefuly acknowledge ﬁnancial support by
the Bundesministerium fu¨r Bildung und ForschungBMBF
and Deutsche Forschung GeselschaftDFG.
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FIG. 2. Schematic of the vertical channel al-organic TFT preparation pro-
cess.aBorosilicate glass substrate with paterned drain electrodes covered
with a 1.4- m-thick photoresist ﬁlm is exposed to UV through a mask. b
The source electrodes are applied perpendicular to exposed areas above the
drain contacts, and channel widths are controled by the width of the source
electrodes.cVertical drain–source channel is formed by development of
the photoresist (A 2 m,B 1.4 m), and channel lengths were calcu-
lated as 2.4 m. dPentacene active layer evaporation.ePolyvinyl al-
cohol dielectric layer spin coating. fGate deposition above vertical
drain–source channel.
FIG. 3. Electrical characteristics of an vertical channel al-organic pentacene
TFT.
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Dual Self-Aligned Vertical Multichannel Organic Transistors
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A dual self-aligned vertical multichannel organic transistor (DSA-VMCOT) is proposed and demonstrated. The layouts of the shadow gate
and transparent source/drain are sequentialy determined using dual back-surface exposure. Vertical 100-nm channel and multichannel
structures are obtained using interdigital gate electrodes. This device concept is promising for use as a backplane with high curent driving
capability.# 2008 The Japan Society of Applied Physics
DOI:10.1143/APEX.1.011801
Various organic transistors with advantages of beinglight weight, ultrathin, and ﬂexible have been studiedfor backplane devices.1–5)Issues regarding organic
transistors include the need to realize a smal parasitic
element, a larger curent driving capability, and good satura-
tion characteristics. In this study, we propose and investigate
a dual self-aligned vertical multichannel organic transistor
(DSA-VMCOT). Here, the layouts of the shadow gate and
transparent source/drain are sequentialy determined using
the dual back-surface exposure method. Short-channel and
multichannel structures are realized using interdigital gate
electrodes.
Figure 1 shows a cross-sectional view of the DSA-
VMCOT. The channel length of the device is determined
by the thickness of the second insulator. Therefore, a shorter
channel length can be realized by varying the thickness. The
position of the gate and drain is determined by ilumination
during back-surface exposure. According to our experiment,
the overlapping of the gate and drain can be reduced to
approximately 0.3m. Therefore, minimum overlap capaci-
tances between the gate and drain wil be realized. This
advantage can eﬀectively improve the maximum available
gain, i.e., higher-frequency operation for power ampliﬁca-
tion can be achieved. The only remaining problem is the
overlapping capacitance between the gate and source.
We shal present the principle of device operation.
Figure 2 shows a schematic view of the operation at the
channel in relation to the position of the electrodes. The

















where is the charge density at the gate electrode,"is the
dielectric permitivity of the insulator,dGSanddGDare the
thicknesses of the insulator between the gate and the source
and that between the gate and the drain, andWGis the width
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Fig. 1. Cross-sectional view of DSA-VMCOT.
Fig. 2. Description of device operation.ris the distance between
the point of channelxand the short segment of lengthds(y¼s).his
the thickness of the organic semiconductor, andW is the channel
width.
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to these extrinsic factors, we cannot achieve ideal device
operation and cannot evaluate eﬀective ﬁeld-eﬀect mobility,
as described in eqs. (3) and (4). This short-channel eﬀect can
be improved by scaling.7)One of the probable reasons for
this is the nonuniform gate electric ﬁeld going into the
channel due to the nonparalel conﬁguration of the transistor
structure.
In summary, a DSA-VMCOT was investigated. In this
initial stage of fabrication, the mobility of this transistor
may be low. Further improvement of the short-channel
organic transistor can be realized by optimizing this struc-
ture.
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Fig. 4. Optical micrograph of DSA-VMCOT. The drain electrode and
gate pad were transparent IZO electrodes.
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transistor on plastic substrate
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The authors report the characteristics of novel metal-insulator-semiconductor-type organic
light-emiting transistorsMIS-OLETs. The drain curent and luminescent intensity of the
MIS-OLET can be controled by changing hole injection cariers by applying a gate bias voltage. In
addition, the high performance400 cd/ m2atVD=−8 Vof MIS-OLETs fabricated on a plasticsubstrate as wel as on a glass substrate is demonstrated and described. ©2006 American Institute
of Physics.DOI:10.1063/1.2347152
In recent years, progress in organic transistors has been
remarkable1,2and there are many reports on active matrix
organic light-emiting diodeOLED displays using organic
transistors.3–6Furthermore, various types of self-radiation of
organic light-emiting transistors OLETs have been
reported.7–14OLETs are expected not only to achieve a sim-
pliﬁed organic active matrix display but also increased aper-
ture ratios in pixels, lowered power consumption, etc. As
driving elements, lateral-e.g., ﬁeld efect transistorFET
and vertical-e.g., static induction transistor type organic
transistors have been proposed,4–17and both have advantages
and disadvantages. For example, vertical-type OLETs using
an organic static induction transistor have relatively high cur-
rents and high speeds with low operational voltages, but the
fabrication of a ﬁne gate structure is necessary to achieve a
high on/of ratio. On the other hand, lateral-type OLETs us-
ing a standard FET structure show high drive voltage due to
a relatively long channel length, low luminance efﬁciency,
smal aperture ratio, etc. From these points of view, it is
important to employ a suitable device structure for high-
performance displays. In this leter, we demonstrate a high-
performance metal-insulator-semiconductor-type organic
light-emiting transistorMIS-OLET fabricated by an easy
process.
The schematic structure of the MIS-OLET used in this
study is shown in Fig. 1a. The MIS-OLET has a simple
structure with an OLED stacked on typical top-contact-type
organic transistors, and the cathode of the OLED acts as the
drain electrode. An insulating layer on the source electrodes
is employed to difuse the hole cariers efﬁciently to the
emiting layer through the semiconductor layer. The carier
ﬂow pass is important to increase the gate modulation of the
MIS-FET. The devices were fabricated on indium tin oxide
ITO; 20 / sq sheet resistancepaterned glass substrate and
the ITO works as the gate electrode. Polyhydroxy styrene-
based positive photoresistTMR-P10 from Tokyo Ohka Ko-
gyowas used for the gate-insulating layer. Pentacene was
obtained from Tokyo Kasei Kogyo, andN,N-diphenyl-
N,N-bis1-naphthyl-1 , 1biphenyl-4 , 4diamine -NPD
and tris8-hydroxyquinolatoaluminum Alq3 were pur-
chased from Nippon Steel Chemical. The photoresist was
spin coated onto the ITO substrates. Prebaking at 140 ° C for
5 min and postbaking at 200 ° C for 10 min were performed.
The photoresist ﬁlm, which works as the gate-insulating
layer, had a thickness of 300 nm and a relative permitivity
of 3.0at 1 kHz. A 50 nm thick pentacene layer was then
thermaly evaporated at 0.1 nm/ s. As the source electrode,
gold was then evaporated through a striped-type shadow
mask. An insulating layer of silicon dioxide SiO2 was
evaporated through the same shadow mask. The thicknesses
of gold and SiO2were 30 and 100 nm, respectively. Next,similar to the fabrication of OLEDs, the hole transporting
layer-NPD50 nmand the emiting/electron transporting
material Alq3 60 nmwere evaporated at 0.2 nm/ s. Finaly,LiF 1 nm and Al80 nm were evaporated to form the
aElectronic mail: nakamura@restaf.chiba-u.jp
FIG. 1. aSchematic structure of the MIS-OLETs.bA photograph of the
fabricated device. The device size is 2 2mm2. Both the linewidth and
spacing of the source electrodes are 100 m.
APPLIED PHYSICS LETTERS89, 1035252006
0003-6951/2006/8910/103525/3/$23.00 © 2006 American Institute of Physics89,103525-1





















































































































































































































































Table 4.1.:Physical and chemical properties of the transport materials discussed in this
thesis. The hole (h) and electron (e) mobility values quoted here are ﬁeld-efect
mobilities measured in botom-gate, top-contact OFETs with SiO2or Al2O3as
gate dielectric. HOMO and LUMO levels were determined by UPS. *Measured
by Selina Olthof, IAPP. ** Measured by Martin Schwarze, IAPP.
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FERMI LEVEL SHIFT AND DOPING EFFICIENCY IN... PHYSICAL REVIEW B86,035320(2012)
FIG. 1. (Color online) Schematic energy-level diagram of a ma-
trix:dopant thin-ﬁlm system. Commonly,p-type doping is assumed
by electron transfer from the HOMO of a matrix molecule to the
LUMO of a dopant molecule. Additionaly, the chemical structures of
MeO-TPD, C60F36, and F6-TCNNQ are shown. TheIPof MeO-TPD
measured by UPS is 5.07 eV. By cyclic voltammetry theEAof
F6-TCNNQ is estimated to be 5.00 eV. In Ref.28the LUMO
of C60F36in solution measured by cyclic voltammetry is given as
4.4 eV and thus its thin-ﬁlmEAis expected to be comparable to
F6-TCNNQ.
benzidine (BF-DPB) with C60F36.Themainadvantagein
comparison to the commonly used dopant molecule F4-TCNQ
is the low volatility of the ﬂuorinated fulerene, avoiding
any underground doping and contaminating efects in the
evaporation chambers and a much beter temperature stability
of the doped ﬁlms.27However, to obtain a broader and
deeper understanding of thep-doping process, we additionaly
have investigated MeO-TPD samples doped with the acceptor
molecule F6-TCNNQ. Although its chemical structure is
similar to F4-TCNQ, this material does not contaminate
the evaporation chamber as wel. The conductivity of MeO-
TPD:F6-TCNNQ samples is comparable or even an order of
magnitude higher than that of MeO-TPD:C60F36ﬁlms. For
MR=0.047 we measured 1.1×10−4S/cm whereas doping
with the ﬂuorinated fulerene yields only 3×10−5S/cm at the
same molar ratio. By cyclic voltammetry we have estimated
the LUMO level of F6-TCNNQ to be around 5.00 eV and
therefore it is suitable forp-type doping of MeO-TPD (IP=
5.07 eV) via electron transfer from matrix HOMO to dopant
LUMO (Fig.1).
The UPS/XPS samples under investigation are Ag/p-MeO-
TPD structures with varying doping concentration of the
doped MeO-TPD ﬁlm. The organic layer thicknesses are large
enough (10–20 nm) to exclude inﬂuences of the depletion
region of the metal-semiconductor interface. We examine 26
samples doped with C60F36(0.0009<MR<0.5211) and 18
samples doped with F6-TCNNQ (0.0065<MR<0.2675).
5 4 3 2 1 0
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FIG. 2. (Color online) Representative UPS/XPS spectra of
Ag/MeO-TPD:C60F36samples with diferent doping concentrations
varied over three orders of magnitude. The determined HOMO
onsets are marked with circles. The spectra of samples doped with
F6-TCNNQ are similar and not shown here. The thicknesses of the
p-doped layers are 10–20 nm excluding depletion layer inﬂuences.
In Fig.3the hole injection bariers (HIBs) to the silver
substrate of the doped MeO-TPD ﬁlms as wel as the shifts of
the coresponding O1speaks measured with XPS are shown.
Representative UPS/XPS spectra (valence region, HBEC, and
O1speak) are ploted in Fig.2.TheHOMOonsetsare
marked with circles. With increasing molar ratio, a clear
shift of the spectra towards lower binding energies and thus
areductionoftheholeinjectionbariercanbeobserved.
Interestingly, for both dopants the shape of the curves in
Fig.3are similar, but diferent in comparison to the system
MeO-TPD:F4-TCNQ.24In the case of C60F36it is possible to
vary the doping concentration across three orders of magnitude
due to its relatively high molar mass and we can distinguish
four regions. ForMR <10−3the HIB remains near to the
intrinsic value (HIB=1.7eV).Overthefolowingorderof
magnitude, a strong shift of the Fermi level (slope∼18kBT)
is observed, folowed by a much weaker decrease of the
FIG. 3. (Color online) UPS/XPS results of Ag/p-MeO-
TPD(10–20 nm) samples: (a) hole injection barier to the silver
substrate and (b) O1s-peak position of MeO-TPD as a function of the










DCM —-/—- mier [249–251]
Molybdenum
trioxide MoO3 9.70/6.70* p-dopant [65,252]
Table4.2.:Physcalandheicapropertiesofthedopantmaterialsdiscussedinthisthesis.
*Energyleveshiftuponcntctwithairresultsinvaluesof8.5/5.2[65].
N me Abbreviation Density[gcm-3] Relativepermitivity Ref.
Tetraera-
contane* TTC 0.82 - [85]
Silicon
dioxid SiO2 2.60 3.9 [29,244,247]
Aluminium








Gold Au 19.3 5.1
Silicon Si 2.3* 4.6-4.85*
Aluminium Al 4.2 4.2
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Figure 4.1.:Organic material deposition via thermal evaporation in a vacuum chamber. The
thickness is monitored by individual QCM sensors for each material and the
active area on the substrate may be deﬁned by a photolithography mask on
the substrate or a shadow mask, which may be placed inside the chamber or
directly on the substrate.
and VOFETs, these layers provide a gate dielectric capacitance of (withC= 0.23µF/cm2.
Morphology studies were also performed on these dielectric-covered Si wafers, so as to
ensure best comparability to actual transistor devices.
Prior to material deposition, al substrates were cleaned via immersion in acetone,
ethanol and isopropanol and ultrasonication for 5 minutes each. To remove any further
organic residuals on the substrate surfaces, the substrates were then treated in an oxygen
plasma for 10 minutes. Si wafers were further immersed in hexamethyldisilazane (HMDS,
Merck) for approximately 30 minutes directly before material deposition in order to pas-
sivate the dielectric surface. Residuals of HMDS were removed by a brief spin-rinsing
step with isopropanol. The cleaned (and passivated) substrates were then directly trans-
fered to a glovebox under nitrogen atmosphere or into vacuum in order to avoid further
contamination.
4.2.1. PHYSICAL VAPOUR DEPOSITION
Al materials were deposited under vacuum with a base pressure below 10-6mbar. Organic
































































































compounds for this resist are also highly ﬂuorinated, such that the resist may be used as a
protective layer between a conventional imaging resist and an organic material. DeFranco
et al.further demonstrated that their resist may also be used as a stand-alone negative




1) Material deposition 2) Double resist exposure 3) Patern transfer 
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Figure 4.3.:Schematic representation of the bi-layer photolithography process. The pro-
tective and lift-of resist Ortho 310 is shown in blue, the imaging resist ma-P
1210 is shown in red.
In the work leading to this thesis, a PAG-free version of the resist developed by De-
Francoet al., refered to as Ortho 310 (available from Orthogonal, Inc.), was used as the
protective and lift-of resist in the bi-layer photolithography approach previously described
by Kleemannet al.[90, 260]. Electrodes for OFETs and VOFETs were thus paterned by
spin-coatingOrtho 310onto the active layer (i.e. the organic semiconductor) at 3000 rpm
for 30 s, folowed by a post-application bake (PAB) of 5 minutes at 80°C. The positive
imaging resistma-P 1210 (micro resist technology GmbH) was spin-coated on top of
this protective layer, also at 3000 rpm for 30 s, and baked for 1 minute at 80°C. The
thickness of each layer after this procedure is approximately 1μm. The imaging resist was
exposed to spectral light (313 nm, 365 nm, 405 nm) for 2 - 4 s (depending on the substrate
conditions) using a masklessSF-100exposure tool (Inteligent Micro Paterning) with a
mercury lamp, micro-miror aray and additional lens. The additional lens produced an
exposure ﬁeld of 3.7 x 2.7 mm2at a resolution of approximately 3μm, alowing for the
size of one OFET or VOFET contact mask (see lower half of table 4.5) per exposure and
thus necessitating a step-by-step exposure of each substrate to produce several devices
4.2. Sample preparation 109
per sample. The imaging resist was subsequently developed by dipping into inma-D 331
(micro resist technology GmbH) for 30 s and rinsing in de-ionised water (DI water). The
patern was then transfered toOrtho 310using a combination of puddle and spin etching
withdeveloper 140(Orthogonal, Inc.) and hydroﬂuoroether (HFE 7100, IoLiTec), where
the exact etching protocol had to be adjusted to the surface roughness of the organic
semiconductor / substrate and curent ambient conditions (this wil brieﬂy be discussed in
chapter 5). After contact metal and (for VOFETs) source insulator deposition,Ortho 310
(and thus alsoma-P 1210and the material deposited on top of it) was removed by an
overnight lift-of procedure inHFE 7100, which was typicaly performed under nitrogen
atmosphere. It has been shown by Zakhidovet al. that this process is harmless for most
organic materials [258].
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Active areas of 6.440, 3.265,
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Channel widthW = 1000μm











Channel widthW = 600μm
(VOFET),Ldetermined by
layer thicknesses
Table 4.5.:Shadow and lithography mask structures used for paterning the samples
discussed in this thesis. Diferent colours represent diferent masks for the
same device. * m-i-s stands for metal-insulator-semiconductor capacitors,
these wil be discussed in chapter 8.
4.3. SAMPLE CHARACTERISATION
Due to the variety of investigated efects and the sample geometries necessary for
these investigations, also a series of characterisation methods is required to gain a ful




















































































Figure 4.5.:Schematic representations of an SEM (a) and TEM (b). Orange rays denote
the electron beam.
to obtain EDX spectra of the VOFET stacks at an electron acceleration voltage of 5 kV.
Prior to these measurements, approximately 10 nm of amorphous carbon were deposited
onto the samples in aLeica EM SCD500sputer coater to prevent charging during the
measurement. Cross-sectional views of the VOFET stack were prepared by cuting a
lamela of this stack with a focused ion beam (FIB) [264]. This was done by Michael Göbel
(also of IPF), using aCarl Zeiss NEON 40 EsB CrossBeamSEM/FIB system. Prior to FIB
cuting, the samples were coated with 30 nm of platinum (Pt) using theLeica EM SCD500.
The lamela was then examined in TEM using aCarl Zeiss Libra 120electron microscope,
which was operated at an acceleration voltage of 120 kV.
ELECTRICAL CHARACTERISATION
The electrical characteristics of OFETs and VOFETs were measured in a nitrogen atmo-
sphere glovebox using a mechanical probe station with Au measuring tips mounted on
micro manipulators for exact positioning on the devices’ contact pads. The conductive
silicon substrate was contacted by placing it on a copper plate. The copper plate and
measurement tips of this setup are connected to aHP 4145Bsemiconductor parameter
analyser containing two source-measure units (SMUs). During measurements, the source
4.3. Sample characterisation 113
contact of the OFET or VOFET was always kept at ground potential, while the gate or
drain were swept at a rate of 0.1 V/s. In this manner, transfer and output characteristics
of OFETs and VOFETs were obtained, from which several parameters can be extracted,
as explained in chapter 2. A photograph and schematic representation of the contacted
VOFET are shown in ﬁgure 4.6.





Figure 4.6.:Photograph and schematic representation of a VOFET during electrical charac-
terisation.
The p-i-p devices used for POEM investigations (see section 4.3.3) were encapsulated
(see section 4.2) and could thus be measured in ambient conditions using aKeithley 2400
SMU.
4.3.2. TRANSMISSION LINE METHOD
The transmission line method, also refered to as transfer length method or simply TLM
[265, 266], is a straight-forward approach to extract contact resistance from a series
of transistors which are identical apart from a variation in channel lengthL. It was ﬁrst
developed by Luan and Neudeck to determine the contact resistance of amorphous silicon
transistors [267] and has since then been used also in OFETs. Within the framework of
this thesis, it wil be used to discuss the efects of contact doping on both OFET and
VOFET geometries (see chapter 7).
Substrate 
Gate 
Source         Drain 
RS RD RCh 
Figure 4.7.:Schematic representation of the series connection ofRCandRChin a bot-
tom-gate, top-contact OFET.









































































































































































































lift-of procedures. Figure 5.1 (b) ilustrates one of the most common issues with lift-of
procedures in this VOFET geometry: The impact of high-energy ions on the surface of the
photoresist, perhaps combined also with the UV radiation emited by the argon plasma
during sputering, damages the photolithography mask in a way that strongly reduces
its solubility in HFEs and even in stronger solvents such as acetone. This is particularly
problematic when depositing thin source electrodes made of Au, as the cluster-like growth
of which increases the probability for local heating during sputering due to the bad heat
conductivity between Au clusters1. Depositing thicker layers of 50 nm Au to alow for a
more homogeneous distribution of thermal energy during sputering partialy circumvents
this issue. In subsequent experiments, the thickness of the source electrode is therefore





UV rays / 
ions 
(b) (c) 
Figure 5.1.:(a) Schematic representation of a VOFET sample during deposition of the
source insulator by sputering. (b) Optical microscope image of a VOFET
sample after the ﬁrst lift-of step in HFE, where the lift-of failed due to in-
creased insolubility of the Ortho resist. (c) Optical microscope image of a
VOFET sample after the ﬁrst lift-of step in HFE, where the source electrode
has partialy been lifted due to large quantities of Ortho resist underneath the
Au.
Another negative efect of the sputering process is highlighted in ﬁgure 5.1 (c): Damage
of the undercut edges of the lithography mask may lead to a colapse of these edges. This
was found to be more likely the larger the undercut is to begin with, i.e. the efect also
depends on the processing parameters during photolithography. The colapse of these
undercut edges is believed to lead to an increased difusion of the Ortho resist underneath
the source electrodes, so that the HFE solvents employed during lift-of may lift of not
only the lithography mask - as intended - but also the source contacts by dissolving the
Ortho resist underneath them. Depending on the strength of this efect, the source may
1This manifests as bubbles in the resist layers which are visible even with the naked eye.
























Vth[V] gm[μS] S[V/dec] On/Ofratio µ[cm2/Vs]
w/ooxide -0.70 0.99 0.67 1.5x104 0.20














































































Figure 5.9: Distribution of mobilities measured from a set of 25 devices for each experiment,
stack is shown in ﬁgure 5.8a with mask C1, whiskers contain1.5·σ, outliers are
indicated with points:
I:reference sample without any insulator on top of the source,
I:35 nm of ALD-processed oxide on top of source, without any further protection,
II:same as I but with 50 nm of Pentacene instead of 25 nm,
IV:10 nm of Pentacene between the gold and the oxide as a protection layer,
V:20 nm of Pentacene between the gold and the oxide as a protection layer,
VI:50 nm of Pentacene between the gold and the oxide as a protection layer.
than the reference sample. The second idea bases on the assumption that the plasma used in
the deposition process8would cause damage in the molecular structure of the semiconductor,
introduce defects, and thus reduce the mobility. A layer on top of the metal would protect the
Pentacene from a potential direct damage, in case the deposited gold would not. It should
also reach further into the channel than the gold, ofering protection at the indicated spots in
ﬁgure 5.8b. This method would solve the problem for both explanations.
It is technicaly irelevant which material is used as a protection layer, because it does not
have to play any role afterwards. Although very unlikely, it might stil have some smal doping
efect at some points in the device. Thus, Pentacene in diferent thicknesses has been taken
as a protection layer. It is clearly visible how the added material is improving the mobility of
the devices, with a tendency of thicker layers leading to beter results. The device with 50 nm
of sacriﬁcial layer has nearly the same average mobility as the reference device. Therefore,
this can be seen as a viable solution to this problem.
Although OFETs based on Pentacene are considered to be air-stable, they stil sufer a loss of
performance over time, even when stored in nitrogen. This can be seen in ﬁgure 5.10, where
the mobilities of a set of reference samples are depicted measured one day after sample
completion and two weeks later. The devices show one order of magnitude lower mobility
and a much greater spread as wel. The perfect and closed layers created by the ALD technique
ofer a possibility to seal of devices from external stress that cannot be encapsulated with
standard methods due to their complicated electrode structure. The samples covered with a
protection layer of Pentacene and aluminium oxide are not showing any noticeable mobility






























































































Vth[V] gm[μS] S[V/dec] On/Ofratio
SiO2insulator -0.70 5.77 0.31 3.0x106
TTCinsulator -1.48 1.44 0.51 1.0x106


































































Thermaly evaporated pentacene is already a good material choice as it is easy to process
and provides good transport properties in many conventional OFET geometries. In general,
this holds true also for the VOFET architecture. In this case, however, the morphology
of pentacene proves to be a certain drawback. As reported by Kleemannet al.for the
case of C60OFETs structured by photolithography, residuals of the protective resist Ortho
310 may remain on the semiconductor surface after the patern transfer step (step 3 in
ﬁgure 4.3) and thus increase contact resistance in lithographicaly paterned OFETs [90].
This efect increases with increasing semiconductor surface roughness and is thus more
pronounced for polycrystaline pentacene ﬁlms than for the amorphous C60. It is also
present in the VOFET architecture and may here be combined with an increased channel
resistance due to resist residuals in the vertical channel region between the lower and







Figure 5.8.:Schematic representation of a VOFET structure with the position of Ortho 310
residuals marked as a doted orange line.
As Cossedduet al. have shown, the average grain size and surface roughness of
polycrystaline pentacene ﬁlms may be controled by the deposition rate for evaporated
ﬁlms, while the crystalinity remains unchanged [160]. This is shown also in ﬁgure 5.9 (a)
to (c) for pentacene ﬁlms evaporated onto Si wafers with 20 nm Al2O3at deposition rates
of 0.5, 1.5 and 2.5 Å/s (see appendix A for XRD spectra). Figure 5.9 (d) to (f) further shows
that also the nominal thickness of the pentacene ﬁlm has an inﬂuence on grain size and
surface roughness, since the growth regime eventualy changes from the thin ﬁlm phase
(broad, ﬂat crystalites, visible in al parts of ﬁgure 5.9) to the onset of a bulk phase (rod-like
grains, visible particularly in ﬁgure 5.9 (f). This trend, too, can be conﬁrmed by XRD (see
appendix A).
134 5. Material Optimisation for VOFETs
2µm 
Rrms = 5.16nm (a) 
2µm 
Rrms = 2.60nm (b) 
2µm 
Rrms = 2.43nm (c) 
2µm 
Rrms = 1.60nm (d) 
2µm 
Rrms = 5.16nm (e) 
2µm 
Rrms = 5.70nm (f) 
Figure 5.9.:Tapping mode AFM images of pentacene evaporated onto Si wafers with
30 nm ALD-deposited Al2O3on top. (a) to (c): Layer thickness of 20 nm with
deposition rates of 0.5 Å/s, 1.5 Å/s and 2.5 Å/s. (d) to (f): Deposition rate of
0.5 Å/s with layer thicknesses of 10 nm, 20 nm and 30 nm.
When such pentacene ﬁlms of varying surface roughness are used as the botom
semiconductor layers in VOFETs, a dependence of the transfer and output characteristics
on deposition rate is observed, where the strongest efects are noticeable in the output
characteristics (see ﬁgure 5.10). In particular, the output characteristics at smalVDS
become distinctly non-linear for pentacene ﬁlms with higher deposition rates, a feature
which is suggestive of contact limitation (see chapter 2). Additionaly, one observes a
decrease in transconductance with increasing deposition rate.
Vth[V] gm[μS] S[V/dec] On/Of ratio
0.5 Å/s -0.80 12.15 0.41 6.3 x 105
1.5 Å/s -0.50 9.52 0.79 4.4 x 105
2.5 Å/s -0.70 5.68 0.28 1.9 x 106
Table 5.3.:Performance parameters extracted from the transistors displayed in ﬁgure 5.10.
The occurence of contact efects naturaly leads to the conclusion that either the
contact resistance increases for pentacene ﬁlms deposited at a higher rate or the channel
resistance must decrease. The former is considered as unlikely since the higher deposition
5.2. Efects of the pentacene morphology 135
















































































































need to be investigated. As chapter 5 has demonstrated, the hitherto assumed structure
of a VOFET stack with wel-aligned vertical layer edges (as shown in ﬁgure 5.8) appears to
be incorect.
6.1.1. DETERMINING THE REAL STRUCTURE OF THE VOFET
The precise structure of the VOFET is best examined using electron microscopy, which
provides a high resolution for measuring not only the surface topology of a VOFET sample,
but to image also the vertical stacking of the individual layers, with a contrast sufﬁcient to
distinguish organic, metalic and oxide layers. The vertical layer arangement is examined by
cuting a lamela of the VOFET structure (see chapter 4) and scanning it with transmission
electron microscopy (TEM), while the VOFET sample surface is investigated using scanning
electron microscopy (SEM). Both measurements are performed by Dr. Petr Formánek
from IPF. Figure 6.1 shows a top view of the overlap area between the source and drain
electrodes of the VOFET, as obtained by SEM. The source and drain areas are marked
in blue and orange. The image also shows a clear horizontal line feature. Its distance
to the source edge (approximately 3.2µm) is marked with a red line. Comparing the
Source 
Drain SiO2 overlap? 
Channel 
1!m 
Figure 6.1.:SEM top view of the source-drain overlap region in the VOFET. The source
area is indicated in blue, the drain is marked as orange. The dashed red line
indicates the proposed length of the source insulator overlap and the solid
red line indicates the edge of the vertical channel region. Reproduced from
ref. [268].
growth regimes of pentacene in the diferent regions, one observes that a dominant bulk
phase, i.e. rod-like crystalites, is only visible in the botom right corner of this image.
Consequently, the top layer of pentacene, which is evaporated through the same mask as
the drain electrode, grows directly on top of the lower pentacene layer only in this one







































30 nm Al2O3 
25 nm P5 
50 nm Au 
120 nm SiO2 
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40 nm Au 
(a) (b) (c) 
Si (G) 
30 nm Al2O3 
25 nm P5 
50 nm Au 
120 nm SiO2 
25 nm P5 
40 nm Au 
Si (G) 




40 nm Au 
50nm 
Figure 6.3.: TEM images of lamela cuts through the VOFET in three diferent regions: (a)
the centre of the source-drain overlap region, (b) the edge of the source-drain
overlap region and (c) the approximate position of the SiO2edge observed
in ﬁgure 6.1. Individual layers are labeled and the stack is shown in reverse,
i.e. with the Si substrate on top and the Au drain electrode on the botom.
charge cariers may accumulate at the gate dielectric interface or at the botom surface
of the source insulator before moving into the vertical channel. It seems reasonable to
assume that they difuse along one of these interfaces until they have passed the source
insulator overlap edge and only then begin to drift upwards into the vertical channel due to
the applied source-drain ﬁeld.
6.1.2. THE NUMERICAL SIMULATION
The numerical simulation performed by the team at WIAS uses the Oskar3 solver (created
by Dr. Klaus Gärtner, WIAS) to ﬁnd solutions to the classical van Roosbroeck equation









ni−µppΦ)+R(n, p) = 0 (6.1)
Here,cis the local doping concentration,Φthe electrostatic potential andRa function
representing generation and recombination processes1.nandpare the electron and
hole densities,µnandµpare the respective carier mobilities andDnandDpthe difusion
coefﬁcients associated with these cariers. For a non-degenerate system, these are given
1Curently, Shockley-Reed-Hal recombination (SRH) and Auger recombination processes are implemented in
Oskar3.




















(a) Simplex grid that has been used for the simu-
lation (projection into 2D): The grid points form
tetrahedrons and are denser in areas of higher
interest.
















(b) Cartesian grid used for ploting and curent cal-
culation: It arises from the values of the simplex
grid via nearest neighbour averaging.
Figure 3.11: Comparison between the calculation and the ploting grid











This alows to gain values for the empty regions, while stil obtaining a good precision in the
dense areas. Higher numbers of considered neighbours and a higher order in the averaging
have been tested as wel, but usualy worsened the result. As the last step, a Gaussian ﬁlter
with aσof1.8around each point was used, to smoothen out some of the artefacts of the
conversion.
Because the quantity that can be compared to the light emission of a VOLET is the curent
density and not the charge carier density that is coming from the WIAS simulation, additional
calculation had to be done (based upon [1], chapter 1.5). For this, only the vertical (y) curent
is interesting and not the lateral (x), because only the vertical curent can be compared to the
light emission of the VOLET. The curent in an electric ﬁeld is given by:
j=σE+jdif, (3.5)
withEas the electric ﬁeld caused by the drain-source voltage andjdif the difusion curent
which wil be neglected, because it is not relevant in the y-direction. The electrical conductivity
σcan be calculated via:
σ(r)=qe[n(r)µn+p(r)µp]. (3.6)
Because the simulation is covering C60transistors18, the hole curent can be neglected. The
vertical path is a series of single conductivities, which means the total conductivity of the
18The ﬁrst VOFETs built in this form were C60transistors by Hans Kleemann. Thus, the simulations started with
this material.
58 3 Experimental Methods
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height of 90 nm from the botom edge of the simulated area, i.e. 15 nm above the source
electrode3, one is able to observe the origins of this shoulder formation in more detail.
At lowVGS, the charge carier density is high in the direct vicinity of the source insulator
edge, but drops rapidly with increasing lateral distance from this edge. The same holds
true for the electric potential. As the gate voltage is increased gradualy to 0.5 V, the carier
density rises particularly strongly at the source insulator edge and only slowly in the rest of
the channel, again, this behaviour is mirored by the electric potential, suggesting a slight
shielding of the gate potential near the source edge due to the accumulation of charge
cariers. Litle beyondVGS= 0.5 V, a saturation carier density ofn= 1016cm-3is reached
at the edge of the source insulator. This saturation point then begins to spread through
the entire vertical channel as the gate voltage is increased further towards the linear
regime. At this stage, the shielding of the gate potential by charges in the accumulation
layer becomes a dominant efect. It is the transition between the two regimes which
produces the observed shoulder formation in the gate sweep. Evidently therefore,IDin
the regime|VDS|>|VGS−Vth|depends mostly on the strength of the source-drain ﬁeld,





Figure 6.10.:Lateral charge carier density (a) and electric potential (b) proﬁles inside the
vertical channel of a VOFET with a smal insulator overlap at a positiony=
90 nm, i.e. 15 nm above the source contact. Blue lines indicate lowVGSand
red indicates highVGS.
One may note that also the region of|VDS|<|VGS−Vth|of the transfer characteristics
is afected by the geometry of the source insulator overlap. Comparing the images on
the right hand side of ﬁgure 6.9 reveals the reasons for this: The charge carier density
3For more extracted proﬁles see appendix B.

































(a) VGS = -0.5V 0.5V 1.5V 
(b) 
Source 
Dielectric + Gate 
Drain Insulator 
Source 
Dielectric + Gate 
Drain Insulator 
Source 
Dielectric + Gate 
Drain Insulator 
Source 
Dielectric + Gate 
Drain Insulator 
Source 
Dielectric + Gate 
Drain Insulator 
Source 



















































































organics using 3 nm Au as a seed layer [289]. Replacing the VOFET drain electrode by this
transparent Ag electrode and exchanging the pentacene layer in the vertical channel for
the combination ofα-NPD and Alq3reported by Nakamura (see ﬁgure 6.13 (b), however,
does not lead to the desired light emission, although the electrical characteristics of such
a VOLET remain comparable to those of a pentacene VOFET.
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The authors report the characteristics of novel metal-insulator-semiconductor-type organic
light-emiting transistorsMIS-OLETs. The drain curent and luminescent intensity of the
MIS-OLET can be controled by changing hole injection cariers by applying a gate bias voltage. In
addition, the high performance400 cd/ m2atVD=−8Vof MIS-OLETs fabricated on a plasticsubstrate as wel as on a glass substrate is demonstrated and described. ©2006 American Institute
of Physics.DOI:10.1063/1.2347152
In recent years, progress in organic transistors has been
remarkable1,2and there are many reports on active matrix
organic light-emiting diodeOLED displays using organic
transistors.3–6Furthermore, various types of self-radiation of
organic light-emiting transistors OLETs have been
reported.7–14OLETs are expected not only to achieve a sim-
pliﬁed organic active matrix display but also increased aper-
ture ratios in pixels, lowered power consumption, etc. As
driving elements, lateral-e.g., ﬁeld efect transistorFET
and vertical-e.g., static induction transistor type organic
transistors have been proposed,4–17and both have advantages
and disadvantages. For example, vertical-type OLETs using
an organic static induction transistor have relatively high cur-
rents and high speeds with low operational voltages, but the
fabrication of a ﬁne gate structure is necessary to achieve a
high on/of ratio. On the other hand, lateral-type OLETs us-
ing a standard FET structure show high drive voltage due to
a relatively long channel length, low luminance efﬁciency,
smal aperture ratio, etc. From these points of view, it is
important to employ a suitable device structure for high-
performance displays. In this leter, we demonstrate a high-
performance metal-insulator-semiconductor-type organic
light-emiting transistorMIS-OLET fabricated by an easy
process.
The schematic structure of the MIS-OLET used in this
study is shown in Fig. 1a. The MIS-OLET has a simple
structure with an OLED stacked on typical top-contact-type
organic transistors, and the cathode of the OLED acts as the
drain electrode. An insulating layer on the source electrodes
is employed to difuse the hole cariers efﬁciently to the
emiting layer through the semiconductor layer. The carier
ﬂow pass is important to increase the gate modulation of the
MIS-FET. The devices were fabricated on indium tin oxide
ITO; 20 / sq sheet resistancepaterned glass substrate and
the ITO works as the gate electrode. Polyhydroxy styrene-
based positive photoresistTMR-P10 from Tokyo Ohka Ko-
gyowas used for the gate-insulating layer. Pentacene was
obtained from Tokyo Kasei Kogyo, andN,N-diphenyl-
N,N-bis1-naphthyl-1,1biphenyl-4 , 4diamine -NPD
and tris8-hydroxyquinolatoaluminum Alq3 were pur-
chased from Nippon Steel Chemical. The photoresist was
spin coated onto the ITO substrates. Prebaking at 140 ° C for
5 min and postbaking at 200 ° C for 10 min were performed.
The photoresist ﬁlm, which works as the gate-insulating
layer, had a thickness of 300 nm and a relative permitivity
of 3.0at 1 kHz. A 50 nm thick pentacene layer was then
thermaly evaporated at 0.1 nm/ s. As the source electrode,
gold was then evaporated through a striped-type shadow
mask. An insulating layer of silicon dioxide SiO2 was
evporated through thesamshadow mask. The thicknesses
of gold and SiO2were 30 and 100 nm, respectively. Next,similar to the fabrication of OLEDs, the hole transporting
layer-NPD50 nmand the emiting/electron transportin
material Alq3 60nmwere evaporated  0.2 nm/ s.Finaly,LiF 1 nm and Al80 nm were evaporated to form the
aElectronic mail: nakamura@restaf.chiba-u.jp
FIG. 1. aSchematic structure of the MIS-OLETs.bA photograph of the
fabricated device. The device size is 2 2 mm2. Both the linewidth and
spacing of the source electrodes are 100 m.
APPLIED PHYSICS LETTERS89, 1035252006
0003-6951/2006/8910/103525/3/$23.00 © 2006 American Institute of Physics89, 103525-1










Figure 6.13.:(a) Shemaicreprsentation of theoriginal VOLET design by Nakamuraet
al., reprintd fromref.[28] withpermissio fromAIP Publishing, and (b) the
modiﬁed structure for top emission through a transparent drain electrode.
Here, the acronyms HTL, ETL and EML stand for hole transport layer, electron
transport layer andemission layer.
As discussed in more detail in the master thesis of Michael Sawatzki [275], the reasons
for the lack of light emission are twofold: For one, the Au seed layer provides a workfunction
mismatch with the underlying Alq3, thus making the OLED stack less efﬁcient. Secondly,
electron microscopy on the proposed stack revealed a partial contact of the drain electrode
to the botom pentacene layer due to a fold-up of the source insulator edge during lift-of
(observed both for sputered SiO2and particularly strongly for ALD-deposited Al2O3).
As a noticeable injection barier must be assumed between pentacene andα-NPD, it is
reasonable to assume that the entire OLED stack was bypassed during charge carier
transport through the VOLET (see ﬁgure 6.14). The replacement of the oxide source
insulator by the insulating polymer OSCoR 4000 (see chapter 5) resolves the later issue,
while a suitable electron-injecting, transparent drain electrode was obtained through
combining a 5 nm seed layer of Al with 15 nm Ag (see chapter 5 of ref. [275] for details).
Through separate optimisation of the OLED with regards to maximum light intensity and
spatial resolution (see chapter 5 of ref. [275] for details), the VOLET stack shown in ﬁgure
156 6. Charge Transport in the VOFET
(a) Detailed image of the lithography anomaly oc-
curing at the edge of a ALD-processed source
insulator and causing short circuits: The part of
the oxide that reaches away from the surface
due to the lithography is similarly covered with
the organic material on the left side, as it is on
the rest of the sample. On the other side, how-
ever, the layer is much thinner, or not there at al.
The evaporated metal (bright white stripe) has
the same thickness on both sides and reaches
completely down to the botom on the right side.
Thus, it seems likely that there lies the origin of
the bypass between the botom semiconductor
and the top electrode.
(b) Detailed image of the same position as the left
image in a polymer transistor: The end of the
electrode is severalµm away from the beginning
of the channel. This means this device has a
large insulator overlap. The end of the insulator
is smooth and no signs of short circuit causing
spikes can be seen.
Figure 5.19: SEM images of the edges of the source electrodes of VOLETs with ALD-
processed Al2O3and ﬂuorinated polymer OSCOR4000: Picture is taken at across section made with FIB.
5.1.5 SOURCE INSULATOR OVERLAP VARIATION USING A FLUORINATED POLYMER
The use of a polymer as source insulator brings several advantages that may compensate its
usualy lower breakthrough strength. Beside the feature of preventing problems regarding the
usage of oxides with ﬂuorinated photo-lithography, it is conceivable to make al-organic vertical
transistors. One further point is the option of varying the source insulator overlap, because it
no longer depends on the lithography step that forms the source electrode. This can be done
by not taking the same mask for the polymer as for the electrode, but a slightly larger one,
or by overexposing. The light wil be scatered into the region not covered by the mask and
thereby gradualy expose it. The later approach has been tested in this thesis. To examine
the inﬂuence of overexposure, several test-exposures have been performed with increasing
exposure time. The timing of the sample for which the aspect ratio of the mask features
coresponds to that of the mask has been taken as zero, or optimal exposure time. This is
a parameter that depends on the layer thickness of the polymer and the development times.
A sample prepared with a solution of OSCOR4000, diluted in a 1:1 ratio and exposed with
the ideal time of 5.2 s, can be seen in ﬁgure 5.20a and shows sharp edges and wel-deﬁned
structures. An extreme overexposure, however, can lead to merging of structure features and
frayed edges, which can be seen in ﬁgure 5.20b. This sets a maximum for the overexposure
time. How much increase in size a certain amount of overexposure wil cause is depicted in
ﬁgure 5.20c. Although it proves the possibility to inﬂuence the feature size via overexposure,






(a) Second to last step of double
resist photo-lithography pro-
cedure, as described in sec-
tion 3.1.3: The photo-resist is
already exposed, both layers
are developed and the gold








(b) The insulator - in this case alu-
minium oxide - got added to
the sample; due to the om-
nidirectional growth, even the




(c) After the lift-of al the mate-
rial is gone that was on top of
the photo resin, this excludes
the region where the material
is intended to be. However,
the oxide unerneath theun-
dercut stays s wel.
Figure 5.17: Ilustration of the last three steps of double resist photo-lithgraphy fo oxide
structuring, to provide an explanation for the occurence of the edge anomalies
proﬁle has been taken at one of the smaler peaks in the mountain structur, whichmeans
that at some places these structures stretch more than 1µm above the botom Pentacene
layer. This might explain the encountered short circuits, since a sharp peak in thµm range
can easily cause problems for layers of merely a few hundred nm ([76] and [77]).
To solve this problem, OLED devices have been built for which the botom electrode has been
structured lithographicaly as wel. One type of device has been made using positive, single
resist lift-of photo-lithography, as described in chapter 3.1.3. This method features no under-
cut, which results in an incomplete lift-of at the edge, and therefore a similar structure as can
be seen in ﬁgure 5.16a. Al devices that have been prepared like this showed bypasses. On
the other hand, devices built with a double layer resist lift-of procedure worked wel and the
AFM image of such a device (ﬁgure 5.16b) does not show any sharp edges. Thus, a clear
connection between the occurence of lithography-induced edge anomalies and short circuits
in thin layer devices has been found.
A possible explanation for the development of this efect is ilustratedi ﬁgure5.17. In the
ﬁrst step, the gold of the source contact gets evaporated through the lithograhicalyfabr-
cated shadow mask and forms the source contact. Because thermal evaporation is beam-lik,
the lithography resins are not covered from the botom side. In the nxt stp, the xid are
deposited onto the sample via sputering or ALD. The sputered oxides getsfurther into the
channel, due to the geometry of the chamber. Because ALD is an omnidirectional method,
it should cover the whole surface of the sample - this includes the areas left open by the
undercut. During the lift-of, the resin is dissolved, taking with it the residual gold and the
oxide covering it. However, the material which is not on top of the resist, especialy the one
beneath it, wil stay. It might also be that the polymer directly at the edge is staying, because
of out-baking due to high temperature or chemical impairment by the plasma.Acording to
[64], another possibility is that the precursor is migrating into the photo- sist during theALD
procedure and then forming conglomerates of oxide inside it.
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be seen in ﬁgure 5.16a. Al devicesthat hav beenprepared likthis showd bypsses. On
the other hand, devices built with a ouble layer resist lit-ofproced e wrked wel and the
AFM image of such a device (ﬁgur 5.16b) does otshow any sharpedges. Thus, a clear
connection between the occurence of lithgrapy-inducededge anomalies and short circis
in thin layer devices has been found.
A possible explanation for the development of this efect isilustratedin ﬁgure 5.17. Inthe
ﬁrst step, the gold of the source contactgets evaporaed through the lithographicaly fabri-
cated shadow mask and forms the source contact. Because r l vporation is beam-like,
the lithography resins are not coverd from the boto side. In th nex ste, the oxd are
deposited onto the sample via sputering or ALD.The sputered oxids gets further into th
channel, due to the geometry of thechamber. BecauseALDis an omnidiectional method,
it should cover the whole surface of th sampl -this includes th rasleft ope by the
undercut. During the lift-of, the resin is dissolved, taking with it the residual gold and the
oxide covering it. However, the material which is not on top of the resist, especialy the one
beneath it, wil stay. It might also be that the polymer directly at the edge is staying, because
of out-baking due to high temperature or chemical impairment by the plasma. According to
[64], another possibility is that the precursor is migrating into the photo-resist during the ALD
procedure and then forming conglomerates of oxide inside it.






































Figure 5.43: Standard stack of VOLETs for thickness variation inﬂuence tests (Due to technical
reasons, some samples had to be built on 300 nm SiO2instead of the 35 nmAl2O3. Apart from the gate voltage range applied to the samples, this should nothave any further inﬂuence.)
as described earlier in this thesis. The main goal was to ﬁnd evidence for or against the
working mechanism that has been derived from the WIAS simulations. To do so, the light
emission from the devices has been measured under diferent conditions; gate biases, drain
voltages and stack compositions. Al devices folow the stack scheme shown in ﬁgure 5.43.
Origin of light emission Al samples built with the polymer as source insulator that showed
reasonable electrical transistor behaviour also emited light, although in a wide range of bright-
ness and local distribution. To prove that this light emission is caused by the drain curent of
the transistor part of the device, and not some kind of leakage curent, samples with an ex-
treme occurence of the two possible leakage sources, the drain and gate insulator, are shown





















(a) Gate and drain curent of a de-
vice with a defect gate insula-
tor: The curent is dominated
by the gate leakage curent


















(b) Drain curent of a device with
a misaligned source insula-
tor: The curent is indepen-
dent from the gate voltage
and two orders of magnitude
higher than usual.
(c) Images of the devices mea-
sured in b: The light emission
for al gate voltages is practi-
caly identical.
Figure 5.44: Measurements and images of not properly working samples, to prove the origin
of light emission
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(a) Images of a VOLET at diferent gate voltages:
The one-coloured orange L-shaped area is the
light emission directly from the channel. The
multicoloured streaky light emission originates
from the wave guiding of emited light in the
polymer, where the various colours and the






















distance to source in µm
w/ waveguiding
w/o waveguiding
(b) Light intensity distribution for a sample with and
without wave guiding in the polymer, built ac-
cording to the stack 5.43 with 100 nm Spiro–
TTB, doped with 4wt% F6−TCNNQ and 25 nmof Alq3on top of the emission layer as ETL: Thesamples are in every other regards nearly iden-
ticala. The sample with the wave guide phe-
nomenon shows its peak in intensity outside of
the channel. The overal output of light is iden-
tical for both samples within the measurement
accuracy.
aA diference in the layer thickness must be present,
otherwise the diferent behaviour regarding the wave
guiding cannot be explained.
Figure 5.57: Phenomenon of light wave guiding in the polymer used as source insulator
and without this efect. The light emission is spread over a much greater distance. The
peak of the emission is inside the polymer and the overal amount of light is not changed
measurably. This leads to a problem for the analysis, because samples with this phenomenon
cannot be compared with others easily. However, it ofers the possibility of a much beter
light distribution in an actual light emiting device, if the channel is not large enough by itself.
5.3.5 VOLET POWER CONVERSION EFFICIENCY
To measure the xact efﬁciency of the light emission of the VOLETs, measurements of the
spectra ofthedevces would be necessary. This is unfortunately not possible with the setup
up to now. A further major problem is that because of the geometric relation between the
source and the drain, the overlap of the two electrodes is not just a straight line, but a U-shape.
This means that at the wings of each electrode are areas that alow curent transport and emit
ight, but ar not wel-deﬁned and difﬁcult to characterise. In addition, the thickness of the
individual layers is decreasing towards the edges of the drain electrode, due to the shadow
mask evaporation. The curent and light emission is much higher at these places, due to the





is dominated by the gate curent, and is thus one to two orders of magnitude higher than in
a similar, proper sample. Since this device did not show any light emission, it seems evident
that the light emission of the other devices cannot be caused by gate curent alone. In the
ﬁgure 5.44b, the drain curent of a device with a misaligned source insulator is shown. As can
be seen, the output curent is independent from the gate voltage and the device is therefore
not a transistor. The light output, shown in ﬁgure 5.44c, is the same for al gate biases as
wel, and depends only on the drain-source voltage, like a simple OLED would. Therefore, the
light emission of the working VOLETs cannot be caused by simple source insulator leakage,
since it is controlable via gate bias.
Inﬂuence of h gate bias on the channel depth A series of deviceshas been built to
examine the inﬂuence of the individual layers in the OLED stack on thecharge transport
of a vertical transistor. The light output at diferent bias conditions was similar in shape and
behaviour for al devices. As an example the data for a device with 100 nm undoped Spiro–TTB
and 25 n  Alq3inthe upper stack is howninﬁgure5.45.To be ble tocomparethe shape
o t curves wth ach other, a normali  graphis iven for ch of he measurements in
ﬁgure 5.46. The raw data for the other device wilnobe prese d, but rathrte results
of eanalysis.
As can be seen from al measurements, the light output depends strongly n theappled gate




































































Figure 5.45: Light emission at diferent gate-source and drain-source voltages from a VOLET


























































Figure 5.46: Normalised light emission at diferent gate-source and drain-source voltages from
a VOLET built according to the stack 5.43 with 100 nm Spiro–TTB and 25 nm Alq3,the insulator has been processed with an overexposure time of 1.8 s
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is ominatd bythe gaecuren, and is thus one to tw orders of magnitude higher than in
a similar, pro rsample. Since this evice did not showany light emision, it se ms evident
thathe light emission of th otherdevices cannot be causedby gae cur nt alone. In the
ﬁgure 5.44b,the drain cur nt ofa device with a mialignd ourcenulator isshow. As can
be seen, the output cur nt is independent fromthe gate volag and thedevic is therefore
ot a transistor. The light output, shown in ﬁgure5.44c, is the s me foral gate biases as
wl, anddepends only o the drain-sourcevoltge, lik a simple OLED would. Therfore, the
light emission f theworkingVOLETs cannot be caused by simple ourceinsultr lakage,
ince it is controlbl v gate bias.
Inﬂuene of the gatebias on th channel depth A series ofdevics has been built to
exam e the inﬂuence of the individual layrs in the OLED sack on the charge ransport
ofa vertcal transistor. The light output adferent bas conditions was similar in shape and
behaviour for aldevices. As anexamplethe data fora devicewith 100 nmundpedSpiro–TTB
and25nm Alq3ithe upper ckisshownin ﬁgure5.45. To be abl tocompare the shape
of the curvs wi ahother, a normlsedgrphis givenfr each of th asurements in
ﬁgure 5.46.Therawdata for h othedevces wil t be presented, bu rather he results
oft analysis.
A ca be seenfrom al aur ments,the light outputdepedsstrogly onh pplid gate




































































Figure 5.45: Lght emission adifrent gate-souce and drain-sourcevltages from a VOLET


























































Figure 5.46: Normalised lightemission adifrent gate-souce and drain-sourcevltages from
a VOLET bult according to the stack 5.43with 100 nm Spiro–TTB and 25 nm Alq3,theinsulator has ben processed with an overexposuretime of 1.8 s
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is dominated by the gate curent, and is thus one to two orders of magnitude higher than in
a similar, proper sample. Since this device did not show any light emission, it seems evident
that the light emission of the other devices cannot be caused by gate curent alone. In the
ﬁgure 5.44b, the drain curent of a device with a misaligne source isulator is shown. As can
be seen, the output curent is independent from the gate voltage and the device is therefore
not a transistor. The light output, show inﬁgure5.44c, is th me for al gatebiasesas
wel, and depends only on the drain-source voltage, like a simple OLED would. Therefore,the
light emission of the working VOLETs c not b casd by simple source insulatorleakage,
since it is controlable via gate bias.
Inﬂuence of the gate bias on the channl depth Aserisof devicshas ben bult to
examine the inﬂuence of the individual layers in the OLED stack on the charge transport
of a vertical transistor. The light utpuat dferent bia condions wassimilar  shape and
behaviour for al devices. As an ex mp hedta f a device with 100 nm undoped Spio–TTB
and 25 nm Alq3in the upper stack is shown in ﬁgure 5.45. To be able to compare theshape
of the curves with each othe, a normalised graphi gvn foreahofthemesurements in
ﬁgure 5.46. The raw data for the other devices wil notbe presented, but rather the results
of the analysis.
As can be seen from al measurements, the light output depends strongly on th ppliedgat




































































Figure 5.45: Light emission at diferent gate-source and drain-source voltages from a VOLET


























































Figure 5.46: Normalised light emission at diferent gate-source and drain-source voltages from




























distance to source in µm
100nm Spiro-TTB100nm Spiro-TTB:F6TCNNQ50nm Spiro-TTB:F6TCNNQ
(a) Absolute light intensity: The peak intensity is
much higher for the thick doped samples in com-
parison to the undoped thick sample. It de-
creases again for the thinner doped sample; the
doping seems to improve the efﬁciency of the

















distance to source in µm
100nm Spiro-TTB100nm Spiro-TTB:F6TCNNQ50nm Spiro-TTB:F6TCNNQ
(b) Normalised light intensity: The doping of the
Spiro–TTB is lowering the channel depth sub-
stantialy, presumable due to beter hole injec-
tion into the emission zone. The decrease in
layer thickness is decreasing the channel depth
further, which might come from the higher elec-
tric ﬁeld.
Figure 5.53: Light emission atVGS=−6 V andVDS=−10 V from a VOLET built after the stack
5.43 with 25 nm of Alq3on top of the emission layer as ETL and a varying thick-ness of Spiro–TTB, doped (4wt% of F6−TCNNQ) and undoped, the insulator hasbeen made with an overexposure time of 1.8 s
of Alq3. Additionaly, to test the inﬂuence of doping of the Spiro–TTB three samples with
25 nm Alq3have been built. One of them had 100 nm undoped Spiro–TTB and the other two
100 nm or 50 nm Spiro–TTB doped with 4wt% F6−TCNNQ. The comparison between these
devices is depicted in ﬁgure 5.52 and 5.53. As can be seen, the thicker hole layer decreases
the overal light output. This is not surprising, since the thicker layers have decreased the
efﬁciencies in the OLEDs as wel, and due to the overal thicker stack, the electric ﬁeld is
lower. In the normalised graph, it can be seen that the depth of the channel is not changing in
the way it did for the ETL variation. It has a diferent, much more linear-like shape for the thick
sample. This is surprising, since a decrease of the Spiro–TTB layer thickness should make it
easier for the holes to reach the light emiting layer, and therefore reduce the charge carier
balance even further. A deeper channel should be the result. This efect might be partialy
weakened by the stronger electric ﬁeld, due to the thinner layer. However, it seems that the
processes at this interface are inﬂuenced by much more than the charge carier balance alone.
For example, an interplay with the second, ﬂoating source electrode could be possible, as wil
be discussed later. Nevertheless, it demonstrates that the heterojunction between the HTL
and the light emission layer has an inﬂuence on the channel’s curent density distribution.
The second experiment shows that the doping of the Spiro–TTB is dramaticaly decreasing the
channel depth, whereby the decrease of the doped layer to half the original thickness changes
the channel size only slightly. Via doping, the conductivity of the HTL is increased, which alows
the holes to move to the light emiting interface more quickly. However, decreasing the layer
thickness has the same efect, but seems less efective. This leads to the conclusion that
it is not the increased conductivity which decreases the channel size. Another efect which
should have the same efect and is inﬂuenced by doping is the injection of charge cariers
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for higher drain ﬁelds. An atempt to explain the proportionality of these dependencies wil be
given now: According to the IV characteristics, previously discussed in subsection 5.1.5, the
transistor is usualy not saturating in the examined voltage regime. Since the device is surely
switched on - otherwise the curent density needed for light emission would not have been
reached - the transistor has to be in a state similar to the linear regime. Although they wil
most likely not reproduce the exact absolute curent of a VOLET, the equations deduced for
the standard FET should stil give a good starting point for the voltage dependence of these




Since the light emission of the transistor is an indicator for the curent density at this position,
the total curent shoul be roughl proportional to the integral of the light emission over the
whole channel, multiplied with the width of the channel and some conversion coefﬁcient.





Ae− xLef ∝−Lef e−
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(a) Absolut light intensity, the pak intesityis in
no simple corelatio to the layer thickness, due
















distance to source in µm
0nm15nm
25nm50nm
(b) Normalised light intensity, although the peak in-
tensity is not lining up with the layer thickness,
the channel depth is, a thicker layer is causing a
shalower channel
Fig e 5.51: Light emission atVGS=−6 VandVDS=−10 V from a VOLET built according to























(a) Images of a VOLET at diferent gate voltages:
The one-coloured orange L-shaped area is the
light emission directly from the channel. The
multicoloured streaky light emission originates
from the wave guiding of emited light in the
polymer, where the various colours and the






















distance to source in µm
w/ waveguidingw/o waveguiding
(b) Light intensity distribution for a sample with and
without wave guiding in the polymer, built ac-
cording to the stack 5.43 with 100 nm Spiro–
TTB, doped with 4wt% F6−TCNNQ and 25 nmof Alq3on top of the emission layer as ETL: Thesamples are in every other regards nearly iden-
ticala. The sample with the wave guide phe-
nomenon shows its peak in intensity outside of
the channel. The overal output of light is iden-
tical for both samples within the measurement
accuracy.
aA diference in the layer thickness must be present,
otherwise the diferent behaviour regarding the wave
guiding cannot be explained.
Figure 5.57: Phenomenon of light wave guiding in the polymer used as source insulator
and without this efect. The light emission is spread over a much greater distance. The
peak of the emission is inside the polymer and the overal amount of light is not changed
measurably. This leads to a problem for the analysis, because samples with this phenomenon
cannot be compared with others easily. However, it ofers the possibility of a much beter
light distribution in an actual light emiting device, if the channel is not large enough by itself.
5.3.5 VOLET POWER CONVERSION EFFICIENCY
To measure the exact efﬁciency of the light emission of the VOLETs, measurements of the
spectra of the devices would be necessary. This is unfortunately not possible with the setup
up to now. A further major problem is that because of the geometric relation between the
source and the drain, the overlap of the two electrodes is not just a straight line, but a U-shape.
This means that at the wings of each electrode are areas that alow curent transport and emit
light, but are not wel-deﬁned and difﬁcult to characterise. In addition, the thickness of the
individual layers is decreasing towards the edges of the drain electrode, due to the shadow
mask evaporation. The curent and light emission is much higher at these places, due to the
much stronger electric ﬁeld. Using the light intensity calibration of the camera, explained in
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(a) Images of a VOLET with a
very deep channel at difer-
ent gate voltages: The cur-
rent and light emission orig-
inate romt connected
ﬁrst source (S(c) in the bot-
tom of each slide. For a
high enough gate voltage, the
channel reaches the second
source on the other side,









(b) Ilstratio for the explanation
of the inﬂuence of the second
source: With a high enough
gate voltage the charge car-
ries wil each te second
ﬂoating source and migrate
into it. This wil charge the
metal electrode and ﬁx it to
a deﬁnite electric potential
other than that of the drain.
The potential diference be-
tween the second source and
the drain wil cause a curent
and ligh emission iilrly to

















distance to source in µm
20µm
50µm250µm
(c) Dependence of the light
emission on the distance
to the second source in a
VOLET: The curves for the
250µm and 50µm case are
nearly identical. The smal
distance causes an alteration
of the light emission, a
faster decrease from the
ﬁrst source and an additional
smal peak near the second
appears.
Figur 5.56:Inﬂuence f ascond ﬂotingsource i thevicinity of the channel
s a surce with a lower source-dranvoltage andcau ight emission like the other one. The
idea is ilustratedin ﬁur 5.56b. Theoservedef t cannot be escribed by wave guiding
efects, since the light is of another colour and appears outside of the light-guiding polymer.
Th distribution has been measured for samples with diferent distances between the two
sources, which are apart from that identical. The result can be seen in ﬁgure 5.56c. The
graphs for the two large distances, for which the light has not reached the second source yet,
are identical within the measurement accuracy. However, the sample with the smalest size
has a diferent shape, faling faster than the other two, but showing a second very smal peak
near the second source.
Another interesting phenomenon that can be seen in ﬁgure 5.56a is that the light emission
occurs in three diferent colours. The blue light emission originates from the Spiro–TTB, the
red/orange one from the DCM, and the green one from pure Alq3. This arises from the shadow
mask evaporation, which leads to spots with unique material stacks, due to the diferent
positions of the individual materials inside the evaporation chamber. This shows the theoretical
possibility of creating multicoloured devices based on VOLETs via angled evaporation.
One more efect can be seen in ﬁgure 5.57a. It shows that the light emission from the
device is not coming solely from the channel region between the sources, but apparently
from the insulator material as wel. However, the reversibility of the efect and the good IV
characteristics exclude a breakdown of the insulator itself. The fact that this phenomenon is
just happening for a very distinct total layer thickness leads to the conclusion that the light
is trapped inside the polymer, wave-guided a fewµm and then released again. How this
afects the proﬁle of the light emission can be seen in ﬁgure 5.57b, comparing samples with
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(a) Images of a VOLET with a
very deep channel at difer-
ent gate voltages: The cur-
rent and light emission orig-
inates from the connected
ﬁrst source (S(c) in the bot-
tom of each slide. For a
high enough gate voltage, the
channel reaches the second
source on the other side,
which causes light emission








(b) Ilustration for the xplanation
of th inﬂunce of the s ond
source: With a high enough
gate voltage the charge car-
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Figure 5.56: Inﬂuence of a second ﬂoating source in the vicinity of the channel
as a source with a lower source-drain voltage and cause light emission like the other one. The
idea is ilustrated in ﬁgure 5.56b. Th observed efectcnnot bedescribed by wav guiding
efects, since the light is of another colour adap ars outide of ligh-guiding polymer.
The distribution has been measured for samples with diferent distances between the two
sources, which are apart from that identical. The result can be seen in ﬁgure 5.56c. The
graphs for the two large distances, for which the light has not reached the second source yet,
are identical within the measurement accuracy. However, the ample with th smale size
has a diferent shape, faling faster than the r two, but show g ascond verys al peak
near the second source.
Another interesting phenomenon that can be seen in ﬁgure 5.56a is that the light emission
occurs in three diferent colours. The blulght emissionoriginates from e Spiro–TTB,th
red/orange one from the DCM, and te gren on frompu  Alq3.Thisaries fom the shdow
mask evaporation, which leads to spots with unique material stacks, due to the diferent
positions of the individual materials inside the evaporation chamber. This shows the theoretical
possibility of creating multicoloured devices based on VOLETs via angled evaporation.
One more efect can be seen in ﬁgure 5.57a. It shows that the light emission from the
device is not coming solely from the channel region between the sources, but apparently
from the insulator material as wel. However, the reversibility of the efect and the good IV
characteristics exclude a breakdown of the insulator itself. The fact that this phenomenon is
just happening for a very distinct total layer thickness leads to the conclusion that the light
is trapped inside the polymer, wave-guided a fewµm and then released again. How this
afects the proﬁle of the light emission can be seen in ﬁgure 5.57b, comparing samples with




















gate voltage in V
+1.8s
+3.8s+6.8s
(a) Efective channel lengthLefextracted via a ﬁt to
the exponential decay in dependence of the gate
voltage for diferent overexposure times: Linear
ﬁts of the efective channel depth are added as
lines. From 1.8 s, to 3.8 s the behaviour is just
shifted along the voltage axis; for even higher
times the slope is decreased substantialy.
(b) Image of a switched on VOLET with an insulator
structured with an overexposure time of 6.8 s:
The edge is no longera straight line, but be-
comes ragged.
Figure 5.55: Inﬂuence of increasing overexposure on the channel size and insulator structuring
via a higher gate ﬁeld, so that the transistor switches on later. It is to be expected that the
dependence of the channel depth from the gate ﬁeld is idntical for the three devices, just
shifted along the voltage axis. As can be seen in ﬁgure 5.55a, this is indeed almost the case
for the transition from 1.8 s to 3.8 s, but not for the highest exposure time. The change in
slope, that has been observed in the simulations can be seen here as wel.
An additional problem that occured for the very long overexposure times, can be seen in
ﬁgure 5.55b. Due to smal dirt particles or imperfections of the mask itself, the overexposure
is not perfect and for very long exposures, the edge is no longer homogeneous but begins
tobe ragged. The overlap is no longer wel-deﬁned, whch cratesa problemfor analysis,
reproducibility, and comparability. This problem could be solved by using diferent-sizedmasks
for the source and its insulator.
5.3.4 SECOND FLOATING SOURCE ELECTRODE AND POLYMERWAVEGUIDE
This last subsection wil describe and discuss some peculiarities of the architecture of the
VOLETs. The ﬁrst can be seen in ﬁgure 5.56a, whic hows aVOLET with a very deep
channel under diferent bias conditions. It has already been h wn tat the light emission is
growing deeper into the channel with increasing gate voltag. Whn te channel is o deep
that it reaches the ﬂoating source22on the other side, its geometry is altered. The previously
notemiting area next to thesecond source stars tocrat light at a distnce tothe original
source, which cannot be explained with the simple balance of curent transport direction
model. An explanation might be that charge cariers which went very far into the channel are
gathering inside e second source instead f going directly upto the drain.The prviously
ﬂoating source is then charged and has thus a potential difrnce othe drain. It canthusact






















































































The speciﬁc layer thickness and low doping ratio for the injection layers are chosen
because they provide sufﬁcient improvement of the hole injection into the intrinsic layer6,
so that morphological changes in the intrinsic pentacene due to the p-layer may be excluded.
Individual data sets are obtained in this manner for deposition rates of 0.5 Å/s, 1.5 Å/s,
2.5 Å/s and 10 Å/s of the intrinsic pentacene layers, so that the efect of the deposition rate
on the hole mobility perpendicular to the substrate can be observed. In order to corelate
the mobility values obtained via POEM directly to the in-plane ﬁeld-efect mobility obtained
for pentacene at the same deposition rates, OFET devices are manufactured separately
on silicon substrates with 30 nm of Al2O3. The contacts are paterned lithographicaly to
form OFETs with a channel widthW of 770µm and channel lengthsLof 10µm, 25µm,
50µm and 100µm (see Fig. 6.21 for a device schematic). As in the previous chapter, the
morphology of the 30 nm-thick pentacene ﬁlms in the OFETs is checked via AFM.
(a) (b) 
(c) (d) 
Rtm = 46.05nm RRMS = 12.86nm 
2µm 2µm 
2µm 2µm 
Rtm = 37.49nm RRMS = 10.94nm 
Rtm = 36.77nm RRMS = 10.48nm 
Rtm = 26.97nm RRMS = 7.25nm 
Figure 6.20.:Tapping mode AFM scans of 20 nm-thick P5 ﬁlms deposited onto 30 nm of
Al2O3with deposition rates of 0.5 Å/s (a), 1.5 Å/s (b), 2.5 Å/s (c) and 10 Å/s (d).
The scan areas have a size of 10x10µm2and the RMS roughnessesRRMS
and mean peak-to-valey distanceRtmare indicated for each sample.
Examining the ﬁlm morphology of pentacene for the diferent deposition rates, one
observes the onset of pentacene’s bulk phase and underneath the dendritic grain structures
6Electron injection is suppressed by the dopant, thus afording single carier devices.
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Vth[V] S[V/dec.] gm[μS] On/Ofratio
reference -0.96 0.39 12.45 7.9x105
topdoped -0.72 0.81 9.49 1.1x104




























































































































Vth[V] gm[μS] S[V/dec] On/Ofratio
reference -1.14 4.12 0.52 4.7x104
2nmC60F36(S) -0.29 40.60 0.86 1.5x106













































dopant layer, but rather in smal islands of C60F36accumulating on the surface of the
pentacene ﬁlm. This can be demonstrated via AFM imaging of a pentacene layer on the
standard HMDS-treated Si substrate with 30 nm of Al2O3: Figure 7.6 shows tapping mode
AFM images of a 30 nm-thick pentacene ﬁlm on such a substrate, where a nominaly
2 nm-thick layer of C60F36has been deposited onto one half of the sample, while the other
half of the substrate was covered. The increased surface roughness and larger number of
smal cluster features in ﬁgure 7.6 (b) points towards smal clusters of the dopant forming
on top of the pentacene layer, as has previously been observed for other dopants (see






Rrms = 9.15nm (a) 
1 µm 
Rrms = 10.25nm (b) 
Figure 7.6.:Tapping mode AFM images of (a) 30 nm P5 and (b) 30 nm P5 with 2 nm C60F36
on top, both on silicon substrates coated with 30 nm Al2O3and treated with
HMDS. (c) Schematic representation of a more realistic source-semiconductor
interface, with C60F36clusters indicated in red. AFM images were published
previously in the supporting information to ref. [268]
The presence of smal C60F36clusters is further evidenced by energy-dispersive X-ray
spectroscopy (EDX), which has been performed on the source-drain overlap area of the
contact-doped VOFETs2. As expected, the spectrum in the source region (ﬁgure 7.7
(a) shows a weak, but visible peak for ﬂuorine, while the channel region (ﬁgure 7.7 (b)
reveals no such peak. This is sufﬁcient evidence that there are C60F36molecules present
underneath the source electrode. Note that the Au peak in ﬁgure 7.7 (a) stems from the Au
source electrode, while the Si and Al peaks in both spectra originate from the underlying
Si substrate with Al2O3and – in the case of ﬁgure 7.7 (a) – from the SiO2above the source
electrode.
It is to be expected that the size of the C60F36molecule also largely prevents dopant
difusion into the underlying pentacene or even the channel region (compare channel
2EDX spectra were obtained by Petr Formánek (IPF Dresden) in aZeiss Ultra55SEM, equipped with aBruker
XFlash5060EDX detector, at an acceleration voltage of 5 kV.
















































Vth[V] S[V/dec.] gm[μS] On/Ofratio
reference -0.86 0.37 3.02 1.1x105
























































Vth[V] gm[μS] S[V/dec] On/Ofratio
0mol% -1.37 6.22 0.34 4.75x105
1mol% -0.70 2.14 0.26 4.1x105
4mol% -1.88 20.88 0.39 4.9x105























Rrms = 6.62nm (a) 
1 µm 
Rrms = 5.76nm (b) 
1 µm 
Rrms = 4.69nm (c) 
1 µm 
Rrms = 4.79nm (d) 
1 µm 
Rrms = 2.92nm (e) 
1 µm 
Rrms = 4.40nm (f) 
Figure 7.12.:Tapping mode AFM images of 30 nm P5:C60F36in doping concentrations
of 0 mol% (a), 1 mol% (b), 2 mol% (c), 4 mol% (d), 6 mol% (e) and 8 mol%
(f) on silicon substrates coated with 30 nm Al2O3and treated with HMDS.
Previously published in part in ref. [268]
Consequently, a mixed layer of low doping concentration, inserted as injection layer
between the VOFET’s source contact and the semiconductor, provides a certain amount
of trap ﬁling and perhaps even free charge cariers. This may result in injection barier
narowing, as discussed previously. At the same time, however, the mixed layer contributes
an additional component to the bulk semiconductor resistance between the source and
the conductive channel. This contribution is larger for mixed layers with low doping
concentrations and may therefore outbalance the reduction in contact resistance due to
barier narowing, as is the case for the 1 mol% layer investigated here. Increasing the
doping concentration to 4 mol% or 6 mol% evidently results in a net positive efect, as
the conductivity of these layers is higher (see ﬁgure 7.13), thus the contribution to the
bulk resistance is decreased, while the increased doping concentration results in a larger
number of free charge cariers (see subthreshold swing for these samples in table 7.4) and
thus the expected barier narowing and improved injection. Comparing the characteristics
of VOFETs employing diferent kinds of contact doping, it seems evident that from a
processing point of view, application of a thin injection layer of pure dopant is the more















































































































































VOFET geometry is in fact a standard OFET with the ﬁted efective channel length and a
slightly higher contact resistance at the drain electrode (in order to account for the short








Figure 7.15.:Schematic representation of the VOFET structure with proposed channel
length and contact resistances indicated.
One may conclude from this that a key factor in improving VOFET performance is
the reduction of the device’s transfer length via efﬁcient contact doping, as wel as the
reduction of the insulator overlap length by a more precise structuring and deposition
mechanism. Only when these two characteristic lengths are reduced to the order of 1μm
or less wil the present VOFET (and indeed any vertical transistor of a similar geometry)
truly be a short-channel device and approaching a working mechanism which is dominated












The previous chapters have given conclusive proof of the operational principle of the
VOFET architecture. It has been established that the device operates in an accumulation
mode almost identical to that of the conventional OFET and that it is therefore possible to
improve the VOFET’s On-state curent by the same methods as applied in conventional
OFETs, namely control of the transfer length, semiconductor morphology and quality of
the gate dielectric interface. So far, however, the control of other parameters, in particular
the threshold voltage, has not been discussed.
While in some applications, the requirement for the threshold voltage is merely that it
should be as low as possible so as to reduce power consumption, logic circuits based on
a CMOS-like approach may require a more precise control of this parameter. In most of
the vertical transistor architectures presented to date, ﬁne-tuning of speciﬁc parameters is
difﬁcult. Contact doping may be easy to implement into some of these devices, yet this
only provides a limited control over the threshold voltage (see chapter 7). Fine-tuning of
this parameter is hardly possible in these devices, as is also the case for most conventional
OFETs. While in CMOS, MOSFETs operate in inversion mode and the threshold voltage
control is thus achieved by control over the substrate’s doping concentration [30], Brondijk
et al.have argued that transfer of this concept into organic electronics is not possible,
as the inefﬁcient injection of minority charge cariers in OFETs prevents inversion mode
operation [315]. In particular, they showed that electron curents cannot be obtained in











Pinch-of n-doped layer 
p-doped layer 
Figure 8.1.:(a) Schematic representation of a classical inversion mode MOSFET in satur-
ation. The depletion zone around the p-doped contacts is indicated in dark
green, the pinched-of p-channel is indicated in red. (b) Equivalent inversion


































absolute intensities of diferent spot areas of the same sample
can be compared quantitatively.
3 Conductivity and Seebeck measurementsA
30 nm thick doped layer of C60and W2(hpp)4at a molar ratioof 4 wt% (MR¼0.033) is prepared and investigatedin situ.
First, the layer is thermaly annealed at 1208C for 1 h
to ensure comparable conditions for al later measurements.
Afterwards, the sample is cooled to 258C and the
conductivity is measured tos¼1:88 S=cm. Next, it is
removed from vacuum and exposed to air for 16 min,
continuously probing the conductivity [compare Fig. 1(a)].
A rapid drop by 5 orders of magnitude down to a value
ofs¼1:7 105S=cm is observed. Such a conductivity
decrease has been reported in literature for metal doped C60and is atributed to the formation of deep oxygen-related
electron traps [12], which are further corelated to the
formation of fulerene ferites by O2bridges [13]. Addition-aly, the charge carier mobility in C60sufers from airexposure by several orders of magnitude [14]. Therefore,
the drop in conductivity does not necessarily mean that the
n-doping is destroyed by a degradation of W2(hpp)4due tooxidation in air.
After this experiment, the vacuum chamber with the
sample is evacuated again. Upon evacuation the conductivity
increases tos¼2:1 103S=cm at a pressure of 2 107
mbar, as seen in Fig. 1(b). Hence, 0.1% of the initial
conductivity is restored by the vacuum, indicating that the
molecular n-doping is stil intact. By slowly heating the
sample up to 1208C, the conductivity is restored even
further [cf. Fig. 1(c)]. Applying several cycles of heating to
1208C and cooling down to room temperature, the
conductivity saturates ats¼0:60 S=cm, which is 1/3 of
its initial value. The annealing of oxygen and hydrogen
related electron traps in C60has already been measured bythermaly stimulated curent technique and validated by an
enhanced OFET mobility of 4 orders of magnitude when
thermaly annealed after air exposure [15]. Since the
conductivity of the n-doped C60ﬁlm is restored to morethan 30%, we conclude that the n-doping is at least partly
intact during the exposure to air and only compensated by
oxygen related traps and p-doping efects.
By extending the air exposure time to 3 h, the
conductivity drops tos¼6:6 107S=cm. Re-evacuating
the vacuum chamber leads to a conductivity ofs¼2:3
105S=cm and further heat treatment of the sampleﬁnaly
recovers the conductivity tos¼0:03 S=cm. Hence, the
much longer air exposure reduces theﬁnal conductivity by
an additional factor of 20, but is stil close to the value of a
freshly fabricated and annealed C60layer doped by the air-stable pre-cursor acridine orange base (AOB) [10].
Before and after each air exposure, the temperature
dependency of the conductivity is probed and Seebeck
measurements are performed. In the range of 25–708C the
conductivity is found to be thermaly activated by
s¼s0 exp Eact;skBT ; ð1Þ
which is in agreement with earlier studies [4]. The Seebeck
coefﬁcientSat a mean temperature (Tm¼408C) iscorelated to the energetic diferenceESbetween the FermilevelEFand a median transport energyETr[16, 17] via
ES¼ETr EF¼eTm Sjj; ð2Þ
and thus a direct measure for the density of free electrons
generated by molecular n-doping. 16 min of air exposure
increaseESby 8.8 meV to 82.3 meV and the secondexposure of 3 h leads to a gain ofESby another 28.0 meV.The increased Seebeck energies corespond to an increased













































































Figure 1Conductivity of a C60thinﬁlm n-doped by 4 wt% of W2(hpp)4(MR¼0.033). (a) Freshly prepared and annealed at 1208C(t¼0, measured at 258C) folowed by an air exposure for 16 min, (b) during re-evacuating to high-vacuum conditions, and (c) during
ﬁnal annealing in vacuum.
2190 M. L. Tietze et al.: Self-passivation of molecular n-type doping during air exposure
2013 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim www.pss-a.com
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The VOFET simulation data provided by Dr. Duy Hai Doan from WIAS has been analysed in
chapter 6. This data was originaly provided in complex ﬁle structures which are unsuitable
for direct ploting in standard graphing software such as Gnuplot or Origin. Using a script
writen by Felix Kaschura (IAPP), it is possible to extract line proﬁles in the horizontal
x-direction or verticaly-direction for any given variable for which the WIAS simulation
provides data. In this manner, line proﬁles of the charge carier density and electric
potential distribution were extracted for diferent gate bias conditions in the simulated
VOFET geometry with a 50 nm source insulator overlap.
In addition to the data shown in chapter 6, horizontal line proﬁles were obtained also at
the positionsy= 60 nm andy= 125 nm. These corespond to vertical positions inside
the source electrode and just underneath the drain electrode (see ﬁgureB.1). Vertical line
proﬁles were extracted at the positionsx= 1030 nm andx= 1100 nm, i.e. just inside the




y = 125nm 
y = 60nm 
y = 90nm 
y = 45nm 
y =  1nm 
x = 1030nm 
x = 1100nm 
Figure B.1.:Schematic representation of the simulated VOFET geometry with a
50 nm-wide source insulator overlap discussed in chapter 6. Dashed red
lines indicate the positions at which horizontal line proﬁles have been ex-
tracted. Dashed dark green lines indicate the positions at which vertical line
proﬁles have been extracted. The extracted line proﬁles for diferent gate bias




























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Quantity Symbol Value Units
Elementarycharge e 1.60218x10-19 C
Electron-voltenergy eV 1.60218x10-19 J
Boltzmann’sconstant kB 1.38066x10-23 JK-1
Planck’sconstant h 6.62606957x10-34 Js
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